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ABSTRACT 
 
The thesis describes theoretical and experimental studies on the chaotic behaviour of a 
peak current-mode controlled boost converter, a parallel two-module peak current-mode 
controlled DC-DC boost converter, and a peak current-mode controlled power factor 
correction (PFC) boost converter. The research concentrates on converters which do not 
have voltage control loops, since the main interest is in the intrinsic mechanism of 
chaotic behaviour. 
 
These converters produce sub-harmonics of the clock frequency at certain values of the 
reference current  and input voltage , and may behave in a chaotic manner, 
whereby the frequency spectrum of the inductor becomes continuous. Non-linear maps 
for each of the converters are derived using discrete time modelling and numerical 
iteration of the maps produce bifurcation diagrams which indicate the presence of sub-
harmonics and chaotic operation. In order to check the validity of the analysis, 
MATLAB/SIMULINK models for the converters are developed. 
refI inV
 
A comparison is made between waveforms obtained from experimental converters, with 
those produced by the MATLAB/SIMULINK models of the converters. The 
experimental and theoretical results are also compared with the bifurcation points 
predicted by the bifurcation diagrams. The simulated waveforms show excellent 
agreement, with both the experimental waveforms and the transitions predicted by the 
bifurcation diagrams. 
 
The thesis presents the first application of a delayed feedback control scheme for 
eliminating chaotic behaviour in both the DC-DC boost converter and the PFC boost 
converter. Experimental results and FORTRAN simulations show the effectiveness and 
robustness of the scheme. FORTRAN simulations are found to be in close agreement 
with experimental results and the bifurcation diagrams. 
 
A theoretical comparison is made between the above converters controlled using delayed 
feedback control and the popular slope compensation method. It is shown that delayed 
 i
feedback control is a simpler scheme and has a better performance than that for slope 
compensation. 
 
Keywords: DC-DC boost converters, AC-DC PFC boost converter, Bifurcation and 
Chaos theory, and Delayed continuous current feedback controller. 
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CHAPTER 1 
INTRODUCTION 
 
1.1 Research Background 
The steady-state performance of switched-mode boost converters have been 
thoroughly investigated, but some aspects of their dynamic behaviour are still not 
fully understood. Switched-mode converters operating at a fixed switching frequency 
and employing either peak or average current control have been shown to exhibit sub-
harmonic oscillations, with period doubling leading eventually to chaotic behaviour 
under certain system conditions, whereby the sub-harmonic frequency spectrum is 
continuous. This behaviour is detrimental, since it results in increased losses,   
undesirable audible noise, problems with controllability and may cause catastrophic 
failure of the unit. This thesis is concerned with investigations into the effects of 
chaos in a single DC/DC boost converter, a two-module parallel input/parallel output 
DC/DC boost converter and an AC/DC power factor correction (PFC) boost 
converter. In every case, the converter is operating without an output feedback loop, 
so that the inherent chaotic behaviour of the converter may be investigated. A robust 
method for controlling the effects of chaos is presented and this is shown to be 
effective. 
 
A boost converter has two modes of operation; the continuous conduction mode 
(CCM), and the discontinuous conduction mode (DCM).  The work described in this 
thesis relates to converters operating in the continuous conduction mode. 
The dynamic performance of a converter may be investigated using either numerical 
or analytical techniques. Numerical methods use either numerical integration 
algorithms or iterative techniques to produce quantitative results. Although they are 
accurate, they fail to provide an understanding of the converter behaviour. On the 
other hand, analytical techniques develop expressions representing the converter 
operation and provide a qualitative understanding of its performance. 
 
 In general, modelling techniques may be classified as continuous or discrete. The 
most popular continuous-time technique is small signal analysis, whereby the sets of 
state-space equations for the switched network are replaced by a single set of state-
 1
space equations using state-space averaging [1]. Although averaged models have 
been employed successfully in many applications, they fail to accurately predict the 
system behaviour at high frequency [2]. 
 
Discrete-time modelling techniques are more accurate and can predict system 
behaviour in the high frequency region [2]. The switched continuous system is 
replaced by a discrete-time system that describes the state of the system at the 
switching frequency. The work described in this thesis is based on these techniques. 
 
DC-DC converters have exhibited several types of nonlinear phenomena including 
bifurcations and chaos in both the continuous and the discontinuous conduction 
modes [3-23]. Sub-harmonic instability and chaos has been observed in current-
controlled DC-DC boost converters operating in the continuous conduction mode [9, 
19]. In these studies, analysis was limited to a single converter. However, modular 
DC-DC converters are often used in applications where the output current or voltage 
is shared by two or more modules, to reduce the current or voltage stress on the 
semiconductors. The system can be parallel-input/parallel-output, or parallel-
input/series-output, depending on the connections of the two modules. Al-Mothafar 
[24] investigated the small-signal and transient behaviour of a two-module parallel-
input/series-output DC-DC converter with mutually coupled inductors. However, 
nonlinear dynamics were not addressed in his paper. In fact, despite the growing 
popularity of modular converters, their nonlinear dynamic performance has rarely 
been studied. The work presented in [25-27] describes the nonlinear dynamics in a 
parallel-input/parallel-output boost converter under a master-slave current-sharing 
control scheme. One converter has voltage feedback control, while the other has an 
additional inner current loop that provides the current error information. This is used 
to adjust the voltage feedback loop and ensure equal sharing of the load current.  
 
This thesis describes the performance of a two-module parallel input/parallel-output 
boost converter operating under a peak current-mode control scheme, where each 
module has its own current feedback loop. The unit consists of two boost circuits 
operating in the continuous-current conduction mode.  The effects of tolerances on 
the values of the energy storage inductors for the two converters are investigated. 
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A high frequency power factor correction (PFC) boost converter may be used to 
shape the supply current waveform to meet the arduous statutory requirements of low 
harmonic content and high power factor.  The static conversion properties of this 
converter have been thoroughly understood since the early 1980s [28-30] and well-
known and commercially used by the Unitrode Corporation (Texas Instruments now) 
in the late 1980s [31-35]. Limited research has been conducted on the chaotic 
behaviour of this type of converter. The work presented in [36] and [38] investigated 
the instability of boost PFC converters with average current-mode control, while that 
described in [37] and [39] investigated the instability under peak current-mode 
control. Only [36] provided experimental verification of the simulated results, 
whereas none of the papers provide experimental verification for the peak current-
mode control.  The current work presents both simulation and experimental results for 
peak current mode control. 
 
1.2 Thesis Organisation 
Chapter 2 describes the operation of a single boost converter and develops an iterative 
map comprising analytical expressions for the inductor current and the capacitor 
voltage. 
 
Bifurcation analysis is introduced in Chapter 3 and using the iterative map developed 
in Chapter 2, the converter behaviour is predicted for various modes of operation 
using the resulting bifurcation diagram. This is compared with both simulated and 
experimental results obtained from an experimental converter. 
 
The operation of a two-module boost converter is described in Chapter 4 and both 
theoretical and experimental results are presented for the converter in Chapter 5, 
operating under various conditions leading to chaos. 
 
Chapter 6 describes a method for controlling chaos in a single converter, based on the 
delayed feedback control method developed by Pyragas [43]. The optimum feedback 
parameters for stability and robustness of control are identified and the scheme is 
implemented both theoretically and experimentally. MATLAB/SIMULINK models 
are developed for a converter controlled using both delayed feedback control and the 
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more common slope compensation method. These are used in Chapter 8 to compare 
the performance of the two methods. 
 
Chapter 7 presents both a discrete control scheme for the single boost converter and a 
microcontroller implementation using an ATMEL AT89C51ED2 processor. The 
software implementation of the microcontroller is described in the chapter. 
 
Chapter 8 presents both experimental and simulated results for the single boost 
converter using the microcontroller implemented delayed current feedback and the 
improvement in performance over that of the uncontrolled converter is investigated. 
The simulated performance of a boost converter using both delayed current feedback 
and slope compensation are compared. 
 
Chapter 9 describes the operation of an AC/DC PFC boost converter and develops an 
iterative map for analyzing the circuit behaviour.  
 
The iterative map developed in Chapter 9 is used in Chapter 10 to investigate the 
performance of the PFC boost converter.  An experimental converter was built and 
this was used to compare the experimental with the simulated performance of the 
converter. 
 
In Chapter 11, delayed feedback control is again used to control chaos in a PFC boost 
converter. The scheme is implemented both theoretically and experimentally and is 
shown to successfully control chaotic behaviour. MATLAB/SIMULINK models are 
developed for both the slope compensation and delayed feedback control methods 
and simulations show that the latter method is a more effective approach.  
 
Chapter 12 presents conclusions for the work described in the thesis and suggestions 
for future work. 
 
The work has resulted in the publication [53-54] of two journal papers "Analysis, 
simulation and experimental study of chaotic behaviour in parallel-connected DC–DC 
boost converters" and "Experimental study of controlling chaos in a DC-DC boost 
converter".  Also, a paper was presented [55] to an IEEE International Symposium on 
 4
Industrial Electronics at Cambridge University "Control of chaos in a DC-DC boost 
converter".   Two journal papers are in the process of being written and these will be 
submitted to the IET. The published work is given in Appendix E. 
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CHAPTER 2 
SINGLE BOOST CONVERTER 
 
2.1 Converter Operation 
A simplified circuit diagram for a single boost converter is shown in Fig. 2.1. It 
comprises a controlled switch , a diode , an inductor S D L , a capacitor C , and a 
load resistor R . The switch is controlled by a current feedback path comprising a 
fixed frequency clock, a comparator and a flip-flop.  The repetitive clock pulse sets 
the flip-flop, which turns-on the switch. The inductor current increases, storing 
energy in the magnetic field of the inductor.  When the inductor current reaches the 
reference value , the comparator resets the flip-flop, which turns-off the switch.  
As a result of Lenz’s law, a voltage is induced in the inductor, in such a direction as 
to try to maintain the current flow.  This forward biases the diode D and energy is 
transferred from the inductor to the capacitor and the load.  The magnitude of the 
reference current determines how much energy is transferred from the input to the 
output of the converter and consequently the magnitude of the converter output 
voltage for a given load resistance. 
refI
 
The above circuit operation has two states, depending on whether the controlled 
switch  is OPEN or CLOSED and these form the basis for the analysis in the next 
section.  
S
 
2.2 Iterative Map 
To analyse the behaviour of the converter, an iterative map was developed, which 
requires a difference equation for the system, taking the form 
                                              ),(1 refnn Ixfx =+                                                         (2.1) 
with                                                                                                    (2.2) TCL vix ][=
where  is the inductor current and  the capacitor voltage. Li Cv
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As mentioned in the previous section, there are two circuit configurations, according 
to the condition of the switch. Assuming that it is initially closed and neglecting 
circuit resistance, the inductor current  increases linearly until =  and any 
clock pulses arriving prior to this time are ignored.  During this interval, the capacitor 
is providing the energy to the load and the capacitor voltage is decaying.  When 
= , the switch opens, and remains open until the arrival of the next clock pulse, 
at which point it re-closes. During this interval, the energy stored in the inductor is 
transferred to the capacitor and the load and the capacitor voltage is increasing. 
Sketches of the waveforms for ,  and 
Li Li refI
Li refI
refI Li Cv   are given in Fig. 2.2. 
 
The two circuit states are treated separately: 
S  Closed  
Diode  blocks at  and the circuit is as shown in Fig. 2.3 (a). Assuming that the 
switch and inductor resistances are negligible, the circuit equations are 
D 0=t
                                                              in
L V
dt
diL =                                                   (2.3) 
                                                           
R
v
dt
dv
C CC −=                                                 (2.4) 
Defining the inductor current  at time ni 0=t  and  at refI ntt = , the solution of 
equation 2.3 is 
                                                           
in
nref
n V
iIL
t
)( −=                                              (2.5)     
Defining the capacitor voltage  at nv 0=t , the solution of equation 2.4 at is  ntt =
                                                                                                     (2.6) RCntnnc evtv
τ/)( −=
where the time constant RCRC =τ  and  is the time at which  opens. nt S
 
S  Open 
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The switch opens at  and conducts as shown in Fig. 2.3 (b). The circuit equations 
are now 
nt D
                                                      inC
L Vv
dt
diL =+                                                   (2.7) 
                                                     L
CC i
R
v
dt
dvC =+                                                   (2.8) 
Substituting  and Cv dt
dvC  from Eq.2.7 into Eq.2.8, results in the second-order 
differential equation 
                                        
)(
)1()1(2
2
RLC
Vi
LCdt
di
RCdt
id in
L
LL =++                                (2.9) 
The general solution of Eq.2.9 is the sum of the solution of the corresponding 
homogeneous equation and a particular solution. 
 
The particular solution is obtained by assigning a final value ( = constant) in Eq.2.9 
after all derivative quantities become zero. Thus 
Li
                                                        
R
Vti inLp =)(                                                      (2.10) 
The solution of the homogeneous equation has a form depending on the roots of the 
characteristic equation 
or                                      
ωτλ
λ
j
LCCRRC
RC
±−=
−±−=
2
1
1
4
1
2
1
2,1
222,1
                                    (2.11) 
where 
                                                   2)2(
11
RCLC τω −=                                            (2.12) 
Thus, the homogeneous solution is 
                                                                    (2.13) )cossin()( 21
2/ tAtAeti RCtLh ωωτ += −
giving the general solution 
                                        
R
V
tAtAeti intL RC ++= − )cossin()( 212/ ωωτ                     (2.14) 
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where the constants  and  are defined by the boundary conditions. 1A 2A
  
The circuit is described by Eq.2.14 until the next clock pulse arrives, causing the 
switch to close at time , where nt ′
                                                     )]/(1[ TtTt nn −=′                                               (2.15) 
Setting  immediately after the switch has opened gives  0=t
                                                   ref
in
L IR
V
Ai =+= 2)0(                                          (2.16) 
Thus 
                                                        
R
V
IA inref −=2                                                 (2.17) 
and     
                                                0
/)0( =
− −== tLintnC dt
diLVevv RCn τ                         (2.18) 
Using Eq.2.14, and taking the time derivative at 0=t , gives 
                                                        
RC
ot
L AA
dt
di
τω 2
2
1 −==                                     (2.19) 
Solving for  1A
                                      
L
evVIL
A
RCnt
ninref
RC
ω
τ
τ/
1
)(
2
−−+′
=                                     (2.20) 
where 
                                               
R
V
II inrefref −=′                                                        (2.21) 
By definition, , so Eqs.2.14, 2.17, and 2.20 give )(1 nLn tii ′=+
         
R
VtIt
L
evVIL
eti innrefn
t
ninref
RCt
L
RCn
RCn +′′+′
−+′
=
−
′− ]cossin
2
[)(
/
2/ ωωω
τ
τ
τ         (2.22) 
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The derivative 
dt
diL  is obtained from Eq.2.8 and substituted into Eq.2.7, to give the 
second-order differential equation in terms of  Cv
                                    
)(
)1()1(2
2
LC
V
v
LCdt
dv
RCdt
vd in
C
CC =++                                 (2.23) 
The general solution of Eqn.2.23 is the sum of the solution of the corresponding 
homogeneous equation and a particular solution. 
 
The steady-state solution is given by putting a final value ( = constant) in Eq.2.23 
after all derivative quantities become zero, thus 
Cv
                                                          inCp Vtv =)(                                                    (2.24) 
The solution of the homogeneous equation depends on the roots of the characteristic 
equation 
                                        
ωτλ
λ
j
LCCRRC
RC
±−=
−±−=
2
1
1
4
1
2
1
2,1
222,1
                                    (2.25) 
where: 
                                                2)2(
11
RCLC τω −=                                               (2.26) 
Thus, the homogeneous solution is 
                                                                     (2.27) )cossin()( 21
/ tBtBetv RCtCh ωωτ += −
giving the general solution 
                                                              (2.28) in
t
C VtBtBetv RC ++= − )cossin()( 21/ ωωτ
where the constants  and  are set by boundary conditions. 1B 2B
Setting   immediately after the switch opens gives 0=t
                                                                                   (2.29) RCntninC evVBv
τ/
2)0(
−=+=
so 
                                                                                                (2.30) in
t
n VevB RCn −= − τ/2
and  
                                            ref
C
t
C
L IR
v
dt
dv
Ci =+= =0)0(                                      (2.31) 
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Taking the time derivative of Eq. 2.28 at 0=t , gives 
                                                
RC
t
C BB
dt
dv
τω 2
2
10 −==                                             (2.32) 
from which 
                                        ω
ττ
τ
]/
22
[
/
1
CIVev
B
ref
RC
in
RC
t
n
RCn ′−−
=
−
                                  (2.33) 
Since , from Eqs.2.28, 2.30, and 2.33 )()1( nCnC tvv ′=+
]cos)(
sin
)
22
[()( /
/
2/
n
t
nin
nref
RC
in
RC
t
nt
inC tevV
t
C
IVev
eVtv RCn
RCn
RCn ′−+′′−−−= −
−
′− ωω
ω
ττ
τ
τ
τ     (2.34) 
 
Eqns.2.22 and 2.34 comprise a form of mapping for the boost converter, which will 
be used in chapter 3 to investigate dynamic behaviour of the converter. 
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 Figure 2.2 Circuit waveforms for Fig. 2.1. 
 
 
 
 
(a)  closed. S
            
(b)  open. S
Figure 2.3 Converter operation. 
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CHAPTER 3 
CHAOS IN A SINGLE BOOST CONVERTER 
 
3.1 Bifurcation Theory and Chaos 
Bifurcation theory was originally developed by Poincaré.  It is used to indicate the 
qualitative change in system behaviour, in terms of the number and the type of 
solutions, under the variation of one or more parameters on which the system depends 
[40]. 
 
In bifurcation theory, the system variables are defined as state variables and control 
parameters. The relationship between a control parameter and a state variable is 
called the state-control space. In this space, locations at which bifurcations occur are 
called bifurcation points. Bifurcations of an equilibrium or fixed-point solution are 
classified as either static or dynamic bifurcations. Examples of static bifurcation are 
saddle-node, pitch fork, or transcritical bifurcations. Dynamic bifurcations, which are 
also known as Hopf bifurcations, exhibit periodic solutions. With fixed-point 
solutions, the local stability of the system is determined from the eigenvalues of the 
Jacobian matrix of the linearized system. With periodic-solutions, the system stability 
depends on what is known as the Floquet theory and the eigenvalues of the 
Monodromy matrix that are known in the literature as Floquet or characteristic 
multipliers. The types of bifurcation are determined from the manner in which the 
Floquet multipliers leave the unit circle. There are three possible ways for this to 
happen [40]: 
 
i) If the Floquet multiplier leaves the unit circle through +1, then three possible 
bifurcations may occur: transcritical, symmetry-breaking, or cyclic-fold bifurcation. 
ii) If the Floquet multiplier leaves through -1, a period-doubling (Flip bifurcation) 
occurs. 
iii) If the Floquet multipliers are complex conjugate and leave the unit circle from the 
real axis, the system exhibits secondary Hopf bifurcation. 
 
A nonlinear system can have a more complicated steady-state behaviour that is not 
equilibrium, periodic oscillation, or almost-periodic oscillation. Such behaviour is 
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usually referred to as Chaos. Some of these chaotic motions exhibit randomness, 
despite the deterministic nature of the system [41].  
 
To observe the system dynamics under all the above possible bifurcations, a 
bifurcation diagram may be constructed, which shows the variation of one of the state 
variables with one of the control parameters. A MATLAB program was written to 
obtain the bifurcation diagrams for the boost converter. A flowchart for the program 
is shown in Fig. 3.1 and the program listing is given in Appendix A.1. The parameters 
used for the study are those obtained from published literature [9] and are given in 
Table 3.1. 
 
 
Table 3.1 System parameters. 
 
3.2 Numerical Analysis 
The Bifurcation diagrams constructed to investigate the system dynamics define the 
variation of a state variable ( Cv  or ) with a control parameter and relate (Li Cv (n+1) or 
Li (n+1)) sampled at one instant of switch turn-on, to ( Cv (n) or Li (n)) at the previous 
switch turn-on. The MATLAB program required the specification of initial conditions 
or and the reference current . Eqs.2.22 and 2.34 were iterated 750 
times. The first 500 iterations were discarded, to eliminate transient conditions and 
the last 250 were plotted, taking as the bifurcation parameter.  was swept from 
0.5 to 5.5
)0(( Cv ))0(Li refI
refI refI
A  in intervals of 0.05A.  
  
Fig. 3.2 shows the bifurcation diagram for the inductor current as the state-variable, 
with a supply voltage . It is evident from the figure that the system is 
period-1 until .  Over this region, the inductor current , has a single 
VVin 10=
AI ref 68.1= Li
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unique value at the instant of every switch turn-on.  As an example, consider 
 in Fig. 3.2.  The single value of  at switch turn-on is = 0.75A. At 
 one of the Floquet multipliers leaves the unit circle through -1, 
producing a period-doubling bifurcation (period-2). During period-2, the inductor 
current has two unique values at alternate instants of turn-on.  For example, with 
= 2A,  alternates between 1.15 and 1.9A at switch turn-on.  As  increases 
further, the system undergoes stable period-3 operation, and eventually becomes 
chaotic at = 2.7A, with the value of  at each turn-on having many values.  The 
diagram indicates that the system is stable for lower values of   and becomes 
unstable as it increases. 
AI ref 0.1= Li Li
AI ref 68.1=
refI Li refI
refI Li
refI
 
Fig. 3.3 shows bifurcation diagrams for the inductor current and the capacitor voltage, 
with a fixed reference current = 3A, as the input voltage bifurcation parameter  
 is swept from 5 to 25V in 1V intervals. It is evident that in these diagrams, the 
period-doubling route to chaos is from right to left, as opposed to the one obtained 
when  was the control parameter. Thus the system is more stable for higher values 
of  and becomes more unstable as  is reduced. 
refI
inV
refI
inV inV
 
An interesting comparison may be made between the bifurcation diagrams of Figs. 
3.2 and 3.3(a).  In the former, the system is chaotic at a value of = 3A, with the 
inductor current  at switch turn-on having many values between 3.0A and 1.5A.  In 
the latter, at a value of V
refI
Li
in = 10V, the system is again chaotic, with the inductor 
current  at turn-on again having many values between 3A and 1.5A.  In fact, these 
two cases are the same and constitute a single situation in a 3-dimensional state-
control space, with orthogonal axes ,  and V
Li
refI Li in assuming the conventional axes x, 
y and z. 
 
3.3 Experimental Implementation  
To verify the theoretically obtained bifurcation diagrams, an experimental converter 
using the parameters of Table 3.1 was built.  The circuit diagram is shown in Fig. 3.4 
and a photograph of the hardware is given in Appendix D.1. 
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A 10 kHz clock signal is obtained using an LM555 integrated circuit. The rising edge 
of the clock signal triggers a 74HCT123N monostable to drive the set input of an S-R 
flip flop constructed using 2-input NOR gates and 3-input AND gates. The output of 
the flip-flop is applied to a 311 comparator, which drives the gate of the MOSFET 
switch. 
 
The inductor current  is sensed using a 0.2Ω non-inductive resistor in series with 
the source of the MOSFET switch. This signal is amplified using a TL071 connected 
as an inverting amplifier, and the output is compared with a voltage representing the 
reference current  using a 311 comparator. The output of the comparator resets the 
flip-flop to generate the drive signal explained in section 2.1. 
Li
refI
 
3.4 MATLAB/SIMULINK Model 
A MATLAB/SIMULINK model was developed based on the system equations: 
 
                                            
)]1([1
)]1([1
SL
CC
SCin
L
ui
R
v
Cdt
dv
uvv
Ldt
di
−+−=
−−=
                                         (3.1) 
 
where  takes the value 0 or 1, which modifies Eq.3.1, depending on whether the 
switch is closed or open.   
Su
The structure of the SIMULINK model is given in Fig. 3.5. 
 
3.5 Experimental and Simulated Results 
The experimental and simulated inductor current waveforms, harmonic spectra and 
phase portraits relating the inductor current to the capacitor voltage, for different 
values of the bifurcation parameter and an input voltage  are given in 
Figs. 3.6 to 3.8.  
refI VVin 10=
 
Fig. 3.6 shows the results for period-1 operation with AI ref 1= . The experimental 
inductor current of Fig. 3.6(a) shows steps at the instances at which the MOSFET 
switch turns-on and turns-off. This is due to differential noise in the circuit.  The 
 17
value of  at the instant of switch turn-on is 0.7A, which compares favourably with 
the bifurcation diagram of Fig 3.2. The predominant harmonic is the fundamental (10 
kHz) with an observable second harmonic (20 kHz).  The experimental phase portrait 
of Fig. 3.6(c) shows the characteristic period-1 single loop trajectory.  The channel 1 
and channel 2 inputs to the oscilloscope are AC coupled to eliminate the DC offsets 
in the signals, otherwise the phase portrait would be very small. 
Li
 
Fig. 3.7 shows the results for period-2 operation with AI ref 7.1= . The two values of  
 at turn-on are 1.1A and 1.35A, which again agree with the bifurcation diagram of 
Fig. 3.2. The period-2 sub-harmonic is clearly seen in both the experimental and 
simulated harmonic spectra, and it is evident that the sub-harmonic is larger than the 
fundamental. The phase portrait has the characteristic period-2 trajectory. 
Li
 
Fig. 3.8 shows results for chaotic behaviour with AI ref 3= . As expected, the value of 
 at turn-on is unpredictable and the sub-harmonic frequency spectrum has become 
continuous. The magnitude of the fundamental (the nominal switching frequency) in 
the experimental spectrum is small. 
Li
 
All the results are in good agreement with the theoretically obtained bifurcation 
diagram and the phase portraits corresponding to these three cases clearly 
demonstrate period-1, period-2, and chaotic behaviour. The harmonic spectrum in the 
chaotic region is continuous, unlike that for period-1, which contains a fundamental 
component. The results of Figs 3.6 to 3.8 also show good agreement with those 
obtained from the MATLAB/SIMULINK model, giving confidence in the model’s 
ability to predict chaotic behaviour in the converter. 
 
The inductor current and capacitor voltage waveforms, with different values of the 
bifurcation parameter  and a fixed reference current ( = 3A) are given in Figs. 
3.9 to 3.11.  Fig. 3.9 shows the results for period-1 operation with .  In this 
case, the value of  is 2.2A and  is 35V at the instant of switch turn-on, which 
agrees with the bifurcation diagrams of Figs. 3.3(a) and (b) respectively. 
inV refI
VVin 20=
Li Cv
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Fig. 3.10 shows the results for period-2 operation with VVin 17= . In this case,  
alternates between 1.9A and 2.7A and  alternates between 30V and 33V at switch 
turn-on. Fig. 3.11 shows results for chaotic behaviour with . Again, the 
figures are in good agreement and agree with the bifurcation diagrams of Fig. 3.3. 
Li
Cv
VVin 10=
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Figure 3.1 Bifurcation program flowchart. 
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Figure 3.2 Bifurcation diagram for  with as the control parameter . Li refI VVin 10=
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(a) 
 
 
(b) 
 
Figure 3.3 Bifurcation diagrams for  and  with  as the control parameter 
( = 3A). 
Li Cv inV
refI
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(a) Experimental inductor current and frequency spectrum (1A/V). 
 
(b) Simulated inductor current and frequency spectrum. 
    
(c) Experimental and simulated phase portrait.  
{Left: experimental, CH2 (1A/V), right: simulated}. 
Figure 3.6 Period-1 at 1refI A= . 
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(a) Experimental inductor current and frequency spectrum (1A/V). 
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(b) Simulated inductor current and frequency spectrum. 
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(c) Experimental and simulated phase portrait.  
{Left: experimental, CH2 (1A/V), right: simulated}. 
Figure 3.7 Period-2 at 1.7refI A= . 
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(a) Experimental inductor current and frequency spectrum (1A/V). 
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(b) Simulated inductor current and frequency spectrum. 
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(c) Experimental and simulated phase portrait.  
{Left: experimental, CH2 (1A/V), right: simulated}. 
Figure 3.8 Chaotic at 3refI A= . 
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(a) Experimental and simulated inductor current.  
{Left: experimental (1A/V), right: simulated}. 
 
 
     
(b) Experimental and simulated capacitor voltage.  
{Left: experimental, right: simulated}. 
 
Figure 3.9 Period-1 at VVin 20= . 
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(a) Experimental and simulated inductor current.  
{Left: experimental (1A/V), right: simulated}. 
 
 
     
(b) Experimental and simulated capacitor voltage.  
{Left: experimental, right: simulated}. 
 
Figure 3.10 Period-2 at VVin 17= . 
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(a) Experimental and simulated inductor current.  
{Left: experimental (1A/V), right: simulated}. 
 
 
    
(b) Experimental and simulated capacitor voltage.  
{Left: experimental, right: simulated}. 
 
Figure 3.11 Chaotic at VVin 10= . 
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CHAPTER 4 
TWO-MODULE BOOST CONVERTER 
 
4.1 Operation of the Two-Module Boost Converter 
A simplified circuit diagram for the parallel input / parallel output boost converter is 
shown in Fig. 4.1. The operation of each module is similar to that of the single boost 
converter described in section 2.1. 
 
The circuit has four states, depending on whether  and  are open,  open and 
 closed,  closed and  open, or  and  are closed. When  and  are 
closed, the inductor currents increase and any clock pulses to reset the flip-flop during 
these periods are ignored.  and  open when  and  respectively reach the 
reference current and  and  decrease.  and  re-close on the arrival of the next 
clock pulse. Assuming a general situation, in which L
1S 2S 1S
2S 1S 2S 1S 2S 1S 2S
1S 2S 1i 2i
1i 2i 1S 2S
1 and L2 have different values 
due to component tolerance, the circuit waveforms are as shown in Fig. 4.2. 
 
4.2 Iterative Map 
A difference equation for the system takes the form 
                                             ),(1 refnn Ixfx =+                                                          (4.1) 
where 
                                           [ ]TLLC iivx 21=                                                         (4.2)                         
with  and  respectively the inductor currents, and v  the capacitor voltage. 1Li 2Li C
                                            [ ]TLLC iivx 21 &&&& =                                                        (4.3)                         
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Using fixed point iteration (successive substitution) [42]: 
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(4.23) 
Eqn.4.23 comprises one form of the mapping for the two-module converter, which 
will be described in Chapter 5. 
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Figure 4.2 Circuit waveforms of Fig. 4.1 with different inductors. 
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CHAPTER 5 
CHAOS IN A TWO-MODULE BOOST CONVERTER                                
 
5.1 Numerical Analysis 
A MATLAB program was written to produce bifurcation diagrams for a two-module 
boost converter, with different values for the energy storage inductor L2. A flowchart 
for the program is given in Fig. 5.1 and the program listing is given in Appendix A.2. 
The nominal parameters used for the simulations are based on those published in [9] 
and are given in Table 5.1. 
 
 
Table 5.1 System parameters. 
 
To obtain the bifurcation diagrams, initial conditions  were specified 
and Eq.4.23 was iterated 750 times, taking as the bifurcation parameter. As with 
the single converter, the first 500 values were discarded to eliminate transients and 
the last 250 values were plotted. 
),,( )0(2)0(1)0( iivC
refI
 
Figs. 5.2(a) to (c) show the bifurcation diagrams for the total input current to the two 
module converter with L1 = 1.0mH and three different values for L2.  Figs. 5.3(a) to 
(c) show the individual bifurcation diagrams for the two inductor currents in the three 
different cases.  Some interesting and unexpected results are evident in Fig. 5.3.  The 
bifurcation diagrams for the individual inductor currents appear to be “synchronised”, 
with bifurcations occurring at the same values of .  For instance, Fig. 5.3(a) shows 
that both converters operate in period-1 up to about 0.95A, at which point a 
bifurcation doubling occurs. As  increases further, each converter becomes 
refI
refI
 40
chaotic at the same value of .refI   The same phenomenon occurs in Figs. 5.3(b) and 
(c). 
Although paralleling converters appears to synchronise the points at which 
bifurcations occur, the magnitudes of the currents at these points are different.  For 
instance, at the period-1/period-2 boundary (  = 0.95A) in Fig. 5.3(a), , 
whereas .  At the period-1/period-2 boundary (  = 0.97A) in Fig. 
5.3(b), , whereas 
refI AiL 52.01 =
AiL 57.02 = refI
AiL 53.01 = AiL 48.02 = , etc.  Furthermore, the bifurcation diagram 
for the single converter with mHL 1= , shown in Fig. 3.2, is considerably different 
from those of the paralleled converter with mHLL 121 == , shown in Fig. 5.3(c).  
 
This “synchronisation” phenomenon of paralleled converters was valid over a range 
of 10% of the nominal inductance value (1.0mH), which is much larger than the 
manufacturing tolerances for these inductors. This behaviour could simplify the 
control of chaos in paralleled converters, since the paralleled units could be 
considered as an entity. 
±
 
5.2 Experimental Implementation  
An experimental two-module converter was designed and built, based on the 
parameters of Table 5.1. The circuit is shown in Fig. 5.4 and the operation of each 
module is similar to that of the single boost converter explained in Chapter 3 (section 
3.3).  A photograph of the converter hardware is shown in Appendix D.2. 
 
5.3 MATLAB/SIMULINK Model 
A MATLAB/SIMULINK model was developed based on the system equations: 
                               
)]1()1([1
)]1([1
)]1([1
2211
2
2
2
1
1
1
SLSL
CC
SCin
L
SCin
L
uiui
R
v
Cdt
dv
uvv
Ldt
di
uvv
Ldt
di
−+−+−=
−−=
−−=
                               (5.1) 
where  and again take the value 0 or 1 depending on whether the switches 1 or 
2 are closed or open.  The structure of the SIMULINK model is given in Fig. 5.5. 
1Su 2Su
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5.4 Experimental and Simulation Results (Unbalanced Inductors)  
The inductor current waveforms, harmonic spectra and phase portraits for the two-
module boost converter with )1.1,1( 21 mHLmHL ==  and )9.0,1( 21 mHLmHL == , 
for different values of the bifurcation parameter are shown in Figs. 5.6 to 5.13. refI
 
Figs. 5.6 and 5.10 show the results for period-1 operation with , Figs. 5.7 
and 5.11 show the results for period-2 operation with 
AI ref 8.0=
AI ref 1=  and Figs. 5.8 and 5.12 
show results for the chaotic behaviour with AI ref 3.1= . The phase portraits for the 
three values of reference current are shown in Figs. 5.9 and 5.13. As with the phase 
portraits for the single converter, the oscilloscope inputs were AC coupled, to 
eliminate DC components in the waveforms. The experimental and simulated results 
are in good agreement and agree with the bifurcation diagrams of Fig 5.3. 
 
5.5 Experimental and Simulation Results (Balanced Inductors) 
The inductor current waveforms, harmonic spectra and phase portraits for the 
balanced two-module boost converter );1( 2121 LL iimHLL === , with different 
values of the bifurcation parameter are shown in Figs. 5.14 to 5.16. Fig. 5.14 
shows period-1 operation with 
refI
AI ref 9.0= , Fig. 5.15 shows period-2 operation with 
. (Note the large 5kHz component in the inductor current frequency 
spectrum). Fig. 5.16 shows results for the chaotic behaviour with . Again, 
the experimental and simulated results are in good agreement and agree with the 
bifurcation diagrams for the balanced module as shown in Fig. 5.3(c). 
AI ref 2.1=
AI ref 7.1=
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Figure 5.1 Bifurcation program flowchart. 
 43
 
(a) mHLmHL 1.1,1 21 == . 
 
(b) mHLmHL 9.0,1 21 == . 
 
(c) mHLL 121 == . 
 
Figure 5.2 Overall bifurcation diagrams relating the total input current to . refI
 44
 
 (a) (Left) mHL 11 = , (Right) mHL 1.12 = . 
 
(b) (Left) mHL 11 = , (Right) mHL 9.02 = . 
 
(c) (Left) mHL 11 = , (Right) mHL 12 = . 
 
Figure 5.3 Individual converter bifurcation diagrams relating  and  to . 1Li 2Li refI
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(a) Experimental and simulated results for .  
{Left: experimental (1A/V), right: simulated}. 
 
 
1Li
 
(b) Experimental and simulated results for .  
{Left: experimental (1A/V), right: simulated}. 
 
Figure 5.6 Period-1 with 
2Li
mHLmHL 1.1,1 21 ==  at . 
 
AI ref 8.0=
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(a) Experimental and simulated results for .  
{Left: experimental (1A/V), right: simulated}. 
 
 
1Li
 
(b) Experimental and simulated results for .  
ental (1A/V), right: s lated}. 
 
Figure 5.7 Period-2 with 
2Li
{Left: experim imu
mHLmHL 1.1,1 21 ==  at AI ref 1= . 
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(a) Experimental and simulated results for .  
{Left: experimental (1A/V), right: simulated}. 
 
 
1Li
 
(b) Experimental and simulated results for .  
ental (1A/V), right: si ted}. 
 
Figure 5.8 Chaotic with 
2Li
{Left: experim mula
mHLmHL 1.1,1 21 ==  at .  AI ref 3.1=
 
 50
 
(a) Period-1 at AI ref 8.0=  
{Left: experimental CH2 (1A/V), right: simulated}. 
 
    
(c) Period-2 at AI ref 1=  
{Left: experimental CH2 (1A/V), right: simulated}. 
 
(d) Chaotic at AI ref 3.1=   
{Left: experimental CH2 (1A/V), right: simulated}. 
Figure 5.9 Experimental and simulated phase portrait with mHLmHL 1.1,1 21 == . 
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(a) Experimental and simulated results for .  
{Left: experimental (1A/V), right: simulated}. 
 
 
1Li
  
(b) Experimental and simulated results for .  
{Left: experimental (1A/V), right: simulated}. 
 
Figure 5.10 Period-1 with 
2Li
mHLmHL 9.0,1 21 ==  at 
 
AI ref 8.0= . 
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(a) Experimental and simulated results fo ir .  
}. 
 1L
{Left: experimental (1A/V), right: simulated
 
 
 
(b) Experimental and simulated results for 2Li .  
{Left: experimental (1A/V), right: simulated}. 
 
Figure 5.11 Period-2 with mHLmHL 9.0,1 21 ==  at . AI ref 1=
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(a) Experimental and simulated results for . 1Li
{Left: experimental (1A/V), right: simulated}. 
 
 
 
(b) Experimental and simulated results for .  2Li
{Left: experimental (1A/V), right: simulated}. 
 
F 9.0,1 21igure 5.12 Chaotic with L mHLmH ==  a ref 3.1=t I .  A
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(a) Period-1 at AI ref 8.0=  
{Left: experimental CH2 (1A/V), right: simulated}. 
  
(b) Period-2 at AI ref 1=  
{Left: experimental CH2 (1A/V), right: simulated}. 
 
(c) Chaotic at AI ref 3.1=  
{Left: experimental CH2 (1A/V), right: simulated}. 
Figure 5.13 Experimental and simulated phase portrait with mHLmHL 9.0,1 21 == . 
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(a) Experimental and simulated inductor current for .  
{Left: experimental (1A/V), right: simulated}. 
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(b) Experimental and simulated phase portrait.  
{Left: experimental CH2 (1A/V), right: simulated}. 
 
Figure 5.14 Period-1 with 
iL
 (A
)
mHLL 121 ==  at 0.9refI A= . 
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(a) Experimental and simulated inductor current for / . 1Li 2Li
{Left: experimental (1A/V), right: simulated}. 
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(b) Experimental and simulated phase portrait.  
{Left: experimental (1A/V), right: simulated}. 
 
mHLL 121 ==Figure 5.15 Period-2 with  at 1.2refI A= . 
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(a) Experimental and simulated inductor current for / . 1Li 2Li
{Left: experimental (1A/V), right: simulated}. 
 
 
(b) Experimental and simulated phase portrait.  
{L . 
 
Figure 5.16 Chaotic with 
eft: experimental CH2 (1A/V), right: simulated}
mHLL 121 ==  at AI ref 7.1= . 
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CHAPTER 6 
CONTROL OF CHAOS IN A DC-DC BOOST CONVERTER 
The conventional method for controlling sub-harmonic oscillations and chaotic 
behaviour in current-controlled switched-mode power electronic converters is by 
slope compensation.  However, in this thesis an alternative approach using delayed 
feedback control is investigated.  The method eliminates chaos by stabilizing unstable 
periodic orbits that exist in the chaotic attractor [43].  A bifurcation diagram is 
developed on the plane of feedback parameters and this is used to identify the 
optimum feedback parameters for stability and robustness of control. The 
effectiveness and robustness of the resulting controller is demonstrated by 
experimental and simulated results, which are presented in Chapter 8. 
 
In order to compare delayed feedback c ethod, 
MATLAB/SIMULINK m
simulated results in Chapter 8. 
 
6.1 Slope Compensation Method (SCM) 
A simplified diagram for a control circuit to stabilise a DC-DC boost converter using 
slope compensation is given in Fig. 6.1. [10]. A compensating ramp is subtracted 
from the reference current , as shown in Fig. 6.2 and this is compared with the 
inductor current to control the on-time of the switch. An alternative strategy is to add 
the ramp . The aim of the compensation 
ramp is to reduce the value of the reference level and since the ramp is linear, this
reduction is directly pr e of the ramp 
(mc) required to ensure stability is determined by the relationship 
 
ontrol with the slope compensation m
odels were developed and these were used to produce the 
refI
 to the fed-back inductor current signal Li
 
oportional to the on-time of the switch. The slop
)1
2
1(1 −〉
off
C D
mm , 
where 
T
t
D offoff =  and m1 is the slope of the increasing inductor current during switch 
turn-on as shown in Fig. 6.2. Since 
L
V
m in=1 , this gives )12
1( −〉
off
in
C DL
Vm . This 
llows the system to operate at a larger duty cycle, without running into period 
doubling and chaotic regions. 
a
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6.2 Delayed Current Feedback M
Ott,  
for controlling chaotic systems.  They determined that the behaviour of a chaotic 
system could be converted to a periodic system, by applying a small time-dependent 
 chaotic behaviour may be controlled by applying the 
ous self-controlling feedback, with a small 
te, which does not change the form of the 
table periodic orbit, but under certain conditions can stabilise it [46]. The 
ethod (DCFM) 
 Grebogi and Yorke (OGY) [44] were the first researchers to propose a method
feedback perturbation to one of the accessible system parameters. The changes in the 
system parameter are discrete in time, since they occur at each crossing of the 
Poincare map of the system. When applying the OGY method to control chaos in a 
real physical circuit, the main problem encountered was the noise introduced due to 
inevitable noise of the circuit elements, A/D and D/A conversion of signals 
(quantification), etc. The method was found to be very sensitive to the noise level - 
very small signals sometimes are hidden within the noise, and control is impossible 
[45]. Thus the method has some limitations and is sensitive to noise. 
 
Pyragas [43] suggested that
general delayed feedback control scheme shown in Fig. 6.3.  The method is based on 
the idea of a quasi-time-continu
perturbation calculated at a high sampling ra
desired uns
feedback control force )(tF  that is applied to the system is the difference between the 
current value of some system variable )(ty , and its value τ  seconds previous, 
multiplied by a constant K , where K  is the feedback strength (Eqs.6.1 and 6.2). 
 
                                                 
),(
),(),(
xyQx
tyFxyPy
=
+=
&
&
                                             (6.1) 
where 
                                             )]()([),( tytyKtyF
  
−−= τ                                          (6.2) 
 
formed by an infinite set of unstable periodic orbits with different periods. If the 
The idea behind the scheme relies on the fact that a skeleton of a chaotic attractor is 
value of time delay τ  is exactly equal to the period T  of one of the orbits, then at the 
appropriate values of K  the orbit can become stable, a ill be 
orbit; the control force )(tF  is zero at any instant. This is called non-invasive control 
nd thus chaos w
eliminated. Once control is achieved, i.e. the phase trajectory reaches the periodic 
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and implies that virtually no power is spent in the control loop to support the desired 
behaviour of the system. The method has been applied successfully in many practical 
applications [47]. A simplified diagram for delayed current feedback applied to the 
boost converter is shown in Fig. 6.4. 
 
The system performance and stability depends on both the choice of the delay τ  and 
the feedback gain K .  In order to identify the ranges of K  and τ  that would result in 
the desired periodic oscillations of Li  for various values of refI , maps of the regimes 
on the ),( Kτ  plane were generated numerically at refI = 1, 2, 3 and 4A following the 
method described in [48]. The process of generating the map required the production 
of a series of bifurcation diagrams relating Li  to K for a given value of τ.  The process 
 repe r di ent values ofated fo ffer  τ  and the map is laboriously generated by hand. 
for s
me
is
The diagrams are given in Fig. 6.5, shows areas with qualitatively distinct behaviour 
marked by expressions like "period-1", "chaos", etc. The contour lines define the 
transitions between different kinds of behaviour and these are not necessarily 
associated with bifurcations. 
 
It is evident from Fig. 6.5 that a large period-1 region exists around τ = 70µs for all 
the maps and that this is a suitable value the delay. To illu trate the transitions 
occurring in the system as its para ters are changed, two values of τ ; 100µs and 
70µs at AI ref 3=  were chosen and the variation of  with Li K  in the Poincaré section 
were obtained as shown in Fig. 6.6. At τ  = 70µs the system is chaotic as K  increases 
 it becomes stable "
or
from zero to 0.15, after which period-1" with a frequency of 10 
 τkHz.  F  = 100µs, the system goes through a series of chaotic and periodic states 
up to K  = 0.66, after which it becom " with a frequency of 5 kHz. es stable "period-2
 
 i
6.3 MATLAB/SIMULINK Models for Control Schemes 
The structure of the MATLAB/SIMULINK model for the converter controlled using 
slope compensation is given in Fig. 6.7 and that for the converter controlled using 
delayed current feedback s given in Fig. 6.8.  
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Figure 6.2 Slope compensation waveforms for Fig. 6.1. 
 
 
 
 
Figure 6.3 Delayed current feedback control system.  
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Figure 6.5 Maps of regimes on the plane ),( Kτ  for various 
 
 
refI . 
     
Figure 6.6 Bifurcation diagrams for  against Li K  with  
{Left
AI ref 3=  
:τ  = 70µs, right:τ  = 100µs}. 
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CHAPTER 7 
DC-DC BOOST CONVERTER CONTROL SCHEME 
 
7.1 Discrete Component Control Scheme 
The initial circuit, designed and built to implement the delay ( )Li t τ−
ent ( )Li t
l
 in the circuit of 
Fig. 6.4, used the discrete analogue and digital integrated circuits shown in Fig. 7.1.  
The operation of the circuit is as follows. The inductor curr  is converted to 
an 8-bit digital signal using a (MAX118) A/D converter [49]. This is loaded into the 
first of a series of twelve tri-state latches. A 100 kHz c ock (LM555) triggers a 
(74HCT123) monostable on the rising edge. The Q  output of the m
D converter and the “write” of the D/A 
onostable 
simultaneously enables the “read” of the A/
converter (AD7524) [50]. It also sets into operation a “chain reaction” moving the 
data through the tri-state latches, starting at latch 12 and moving downwards at 10µ
intervals. The chosen delay 
s 
τ  is selected by the switches S80-S120. eg: Closure of 
S100 selects the output of tri-state latch 10 to be applied to the common bus and this 
corresponds to a delay of 100 µs, etc. The digital signal on the common bus is 
converted back to an analogue signal ( )Li t τ−  using the D/A converter. A 
photograph of the controller hardware is given in Appendix D.3. 
 
The circuit operated satisfactorily, but it was unable to vary (τ,K) over a wide range. 
So it was decided to implement the control using a microcontroller. 
  
7.2 Microcontroller Control 
Due to the shortcomings of the discrete component control circuit, a microcontroller 
implementation was designed and built. An 80C51 family microcontroller was chosen 
as the core of the control circuit because of its proven versatility and the fact that it is 
still undergoing development by three major semiconductor manufacturers (Atmel, 
Intel and Philips) who are constantly introducing faster devices with more memory, 
and peripherals etc. It is an 8-bit processor which is straight forward enough to use 
whilst being sufficiently versatile for application to many projects. It is well 
supported by the department [51]. 
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The ATMEL AT89C51 is a high iconductor device and powerful 
microco o many 
embedded control applications. It is referred to as a microcontroller rather than 
and interface components. The AT89C51 
family single chip 8-bit microcontroller. It contains a 64-Kbyte Flash memory block 
he complete circuit diagram is given in Fig. 7.4 and a photograph of the controller 
rs a 74HCT123N 
onostable to enable the set input of an S-R flip flop constructed using 2-input NOR 
s. The output of the flip-flop is applied to a 311 
e frequency of the crystal attached to the 89C51. 
ontrolled variable  is sampled at 10µs intervals and these are stored in a 
ly integrated sem
ntroller which provides a highly-flexible and cost-effective solution t
microprocessor because it contains memory 
is a low-power, high performance CMOS Flash version of the 80C51 microcontroller 
for code and data and 256-Byte RAM for variable storage. The on-chip Flash allows 
the program memory to be reprogrammed by a conventional non-volatile memory 
programmer that is parallel programmable [52]. A simplified diagram of the hardware 
is given in Fig. 7.2. 
 
The microcontroller code was written in µVision3 from KEIL Software, which is a 
microcontroller development tool for 80C51, 251, XC16X, ST10 and ARM 
microcontroller families. The KEIL µVision software was chosen since its 
environment supports programming in C. The binary code produced was loaded into 
the chip, using an advanced universal programmer (DATAMAN-48Pro). A flowchart 
for the program software is given in Fig. 7.3., and the program code is given in 
Appendix C.1. 
 
T
hardware is given in Appendix D.4. A 10 kHz clock signal is obtained using an 
LM555 integrated circuit. The rising edge of the clock signal trigge
m
gates and 3-input AND gate
comparator, which turns-on the gate of the MOSFET switch. The inductor current 
)(tiL  is sensed using a 0.2Ω non-inductive resistor in series with the source of the 
MOSFET switch. This signal is amplified using a TL071 (A1), connected as an 
inverting amplifier and then converted to an 8-bit digital signal using the MAX118 
A/D converter. The data output used latched three-state buffer circuitry, for direct 
connection to the 8-bit parallel microcontroller system input port 0. The crystal 
oscillator provides an external 24MHz clock signal to the microcontroller. The 
frequency for the timer is 1/12th th
he c  ( )Li tT
 69
continually updated rolling array as shown in Fig. 7.5. A pointer extracts data from 
this array at a delay τ , pre-programmed by the operator, to provide the value 
( )Li t τ−  at port 1. The 8-bit ( )Li t τ−  signal is converted to an analogue signal using 
an AD7524 D/A converter with 2-quadrant multiplication. By setting the Vernier 
resistor K of amplifier A3, the output )]()([ titiK LL −−τ  is obtained. This output is 
subtracted from ( )Li t  and compared with the reference current refI  using a 311 
comparator, to generate the reset signal for the S-R flip flop, which turns-off the 
switch. 
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Figure 7.3 Delayed current feedback program flowchart. 
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Figure 7.5 Delayed current feedback rolling array. 
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CHAPTER 8 
LATED RESULTS FOR THE 
CONTROLLING CHAOS SINGLE BOOST CONVERTER 
 
This chapter presents both experimental and simulated results for the single boost 
converter, with delayed current feedback and investigates the improvement in 
performance over that of the uncontrolled converter. The simulated performance of a 
boost converter using slope compensation is compared to that of a converter using 
delayed current feedback control. 
 
  
8.1 Delayed Feedback Control Results 
As mentioned in Chapter 7, the controlled variable  is sampled at 10µs intervals 
and these are stored in a continually updated rolling array in the microcontroller and a 
pointer extracts data from the array at a delay
EXPERIMENTAL AND SIMU
( )Li t
τ , to provide the value ( )Li t τ− .  
 
Experimental waveforms for  and ( )Li t ( )Li t τ−  at 1.7refI A=  are shown in Fig. 8.1, 
with the feedback switch SW of Fig. 7.2 in position is disconnects the delayed 
current feedback from the control circuit.  For this condition, it is evident from the 
figure that the converter is operating in a "period-2" mode.  The stepped-nature of 
 2. Th
( )Li t τ−  is due to the digitisation of the waveform and the pre-programmed 100µs 
delay is clearly visible. 
 
The maps of the (τ,K) plane given in Fig. 6.5, identified τ = 70µs as a stable period 1 
region and τ = 100µs as a stable period 2 region, for a feedback gain K = 1.  
Experimental and simulated waveforms for these values of delay, with , are 
given in Figs. 8.2 and 8.3 respectively and show good agreem lations 
were obtained using a FORTRAN program, which solved nume
setting  to 1 at every clock pulse and  to 0 when 
 AI ref 3=
ent.  The simu
rically Eqs.3.1, by 
Su Su
refLLL ItitiKti =−−− )]()([)( τ .  The program listing is given in Appendix B.1. 
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It is clear that the waveforms ar cases, and these agree with the 
perio cy 
of    of 5 
kHz ("period-2" cycles). 
e stable in both 
dic regimes predicted in Fig. 6.4.  The waveforms of Fig. 8.2 have a frequen
   10 kHz ("period-1" cycles), whereas those of Fig. 8.3 have a frequency 
 
Although a stable “period-2” operation with a frequency of 5kHz  is theoretically 
acceptable, the converter was designed for 10kHz operation and the system would not 
be performing under optimum conditions with τ  = 100µs.  It is important therefore, 
to ensure that the system is operating in a “period-1” region of Fig. 6.5, preferably far 
 any bifurcation boundaries.  
 that the introduction of delayed current 
feedback is invasive, since it has reduced the value of inductor current i  at switch 
inspection of the bifurcation diagram of Fig. 3.1 for the uncontrolled boost converter 
ows that the system would be on the verge of chaos at 2.65A and period-2 at 2.2A.  
boundary value was .  Figs. 8.4 to 8.7 show the wavefor s each side of 
e boundary for the two values of τ. 
current feedback, the MATLAB/SIMULINK models given in Figs. 6.7 and 6.8 were 
modified according to the rela
away from
 
It is evident from Figs. 8.2(a) and 8.3(a)
L
turn-off from 3A.  For instance, the value is 2.65A in Fig. 8.2(a) and 2.2A in Fig. 
8.3(a).  At first sight, this reduction in the “effective” refI  is undesirable.  However, 
sh
 
To identify the period-1/period-2 boundary for the two values of τ, refI  was slowly 
increased until the transition occurred.  For τ = 70µs, the inductor current was still 
stable period-1 up to AI ref 4=  (which is the rated current), while for τ = 100µs, the 
ref AI 5.3= m
th
 
8.2 Comparison between SCM and DCFM (Simulated)   
To compare the converter performance using both slope compensation and delayed 
developed using parameters given in Table 8.1, which were obtained from published 
literature [10]. With the slope compensation method, the slope of the ramp Cm  is 
tionship )1
2
(8.0 −= inC DLm , with the 0.8 f
1
off
V
or 
troducing a safety margin into the relationship. 
act
in
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Table 8.1 Converter parameters. 
 
Simulated inductor current waveforms for both methods of control are given in Figs. 
8.8 to 8.13 using the parameters given in Table 8.1. Fig. 8.8 shows the converter 
ductor current without control, at a reference current value . For this 
ductor current with slope compensation control at  and for this 
 and 
in AI ref 20=
condition, it is evident that the system is on the verge of chaos. Fig. 8.9 shows the 
inductor current and compensating ramp with slope compensation control at 
AI ref 20= . It is evident that the system is now operating in stable period-1. Fig. 8.10 
condition, the system is chaotic. Investigations showed that the upper boundary for 
shows the in AI ref 40=
period-1 operation was AI ref 38= . 
 
Figs. 8.11 and 8.12 show inductor current waveforms for delayed current feedback 
control, with ref 20= AI ref 40AI =  respectively. In both cases, the system is 
operating in stable period-1. In fact, the system operates in period-1 up to AI ref 43
at which point it enters period-2 as shown in Fig. 8.13. 
 
= , 
The above results show that a greater range of stable period-1 operation is obtained 
using delayed current feedback, compared with slope compensation. A further 
advantage with delayed current feedback is that it provides a higher output voltage for 
a given refI  as is evident in Figs. 8.14 and 8.15. 
 
slope compensation. This is because the ing ramp depends on 
hand, the delayed current feedback strategy is fixed, once 
In summary, the control strategy for delayed current feedback is simpler than that for 
slope of the compensat
the converter input voltage, and the duty cycle which is load dependent. On the other 
K  and τ  are chosen. 
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Experim ms (1A/V)  
1.7ref
Figure 8.1 ental open loop wavefor
I A= and τ  = 100µs. )(tiL (lower) and )( τ−tiL (upper) 
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(a) Experimental and simulated inductor current.  
{Left: experimental (1A/V), right: simulated}. 
 
   
(b) Experimental and simulated phase portrait.  
{Left: experimental, CH2 (1A/V), right: simulated}. 
 
Figure 8.2 Delayed feedback control AI ref 3= , τ  = 70µs, 1K = .  
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(a) Experimental and simulated inductor current.  
{Left: experimental (1A/V), right: simulated}. 
 
   
(b) Experimental and simulated phase portrait.  
{Left: experimental, CH2 (1A/V), right: simulated}. 
 
Figure 8.3 Delayed feedback control AI ref 3= , τ  = 100µs, . 1K =
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Figure 8.4 Delayed feedback control AI ref 8.3= , τ  = 70µs, K 1= .  
 
 
 
Figure 8.5 Delayed feedback control AI ref 4= , τ  = 70µs, 1K = . 
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, τ  = 100µs, Figure 8.6 Delayed feedback control I .  A 1K =ref 4.3=
 
 
 
F 6.3igure 8.7 Delayed feedback control I ref , τ  = 100µs, 1 K = . A=
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Figure 8.8 Chaotic behaviour at AI ref 20=  without any control method. 
 
 84
 
Figure 8.9 Slope compensated method control at . 
 
AI ref 20=
 
Figure 8.10 Slope compensated method control at . 
 
AI ref 40=
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AI ref 20= , τ  = 30µs, 1K =Figure 8.11 Delayed current feedback control at . 
 
 
Figure 8.12 Delayed current feedback control at AI ref 40= , τ  = 30µs, 1K = . 
 
 
Figure , τ  = 30µs, 1K = . 8.13 Delayed current feedback control at AI ref 45=
 86
 
 
 
 
 
Figure 8.14 Slope compensated method control at . 
 
 
AI ref 20=
 
Figure 8.15 Delayed current feedback control at AI ref 20= , τ  = 30µs, 1K = . 
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CHAPTER 9 
POWER FACTOR CORRECTION BOOST CONVERTER 
 
9.1 Introduction 
The power supply quality in AC-DC power electronic converters is very important, 
since it can introduce both conducted and electromagnetic interference problems and 
affect efficiency.  Consequently, the supply current must have a low harmonic content 
and a high power factor and these factors are enforced by national and international 
harmonic standards. The design of such converters, with a low harmonic content, a 
fast dynamic response, low voltage ripple and high efficiency is a constant challenge, 
which will become more difficult as the power requirements for future high-speed 
microprocessors, communication systems and military hardware will be more 
stringent. 
 
 high frequency power factor correction (PFC) boost converter may be used to 
shape the input current waveform and mee ents. Such circuits 
are highly nonlinear and behave in a chaotic manner through period-doubling 
bifurcations under certain control parameter variations. Recently, limited research has 
been conducted on the chaotic behaviour of this type of converter. The work 
presented in [36] and [38] investigated the instability of boost PFC converters with 
average current mode control, while that described in [37] and [39] investigated the 
instability under peak current mode control. Only [36] provided experimental 
verification of the simulated results, whereas none of the papers provide experimental 
verification for the peak current mode control. 
This work presents both simulated and experimental results for peak current mode 
control. 
 
9.2 Converter Operation  
A simplified circuit diagram for the converter is shown in Fig. 9.1. The rectifier 
utput voltage
A
t these arduous requirem
 θsininVo  is the converter input voltage. The switch is controlled by a 
edback loop comprising a comparator and a flip-flop. The comparator compares the fe
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inductor current with a referen here  is a rectified sine wave 
in-ph ibed 
for the DC-DC boost converter in section 2.2. 
 
9.3 Iterative Map 
Li  ce current refI , w  refI
ase with the supply voltage.  Control of the switch S is similar to that descr
An iterative map was developed, using a difference equation of the form 
                                                   ),(1 refnn Ixfx =+                                                    (9.1) 
where                                            TCL vix ][=                                                      (9.2) 
with Li  is the inductor current and Cv  the capacitor voltage. 
The circuit operation has two configurations or states, according to the condition of 
the switch. Assuming that the switch is initially closed and neglecting circuit 
resistance, the inductor current  increases linearly until =  and any clock 
ulses arriving prior to this time are ignored. When = , the switch opens, and 
 Li Li refI
Li refIp
remains open until the arrival of the next clock pulse, whereupon it re-closes. A 
portion of the waveforms for refI  and Li  are given in Fig. 9.2. 
 
The two circuit states are treated separately: 
S  Closed  
Diode D  is reverse biased and blocks at 0=t , giving the circuit shown in Fig. 9.3 
(a). Again, assuming that the circuit resistance is negligible, the circuit equations are 
                                                     θsininL VdiL ∧=
dt
and 
                                                 (9.3) 
        
R
v
dt
dv
C CC −=                                                                                                   (9.4) 
Defining the inductor current i  at time 0=t  and I  at ttn ref n= , the solution of 
equation 9.3 is 
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θsin
)(
in
nref
V
IL
tn
i
∧
−=                                                (9.5)     
Defining the capacitor voltage  at 0=t , the solution of Eq.9.4 at nv ntt = is  
                                                                                                     (9.6) RCntnnc evtv
τ/)( −=
where RCRC =τ  and nt  is the time during which S  is closed. 
 
S  Open 
The switch opens at nt  and a voltage is induced in L  to try to maintain the inductor 
current. This forward biases D , which conducts as shown in Fig. 9.3(b). The circuit 
equations are now 
                                            θsininCL VvdiL
∧=+                                                  (9.7) 
                                                
dt
L
CC i
R
v
dt
dv
C =+                                                        (9.8) 
Substituting for  and Cv dt
dvC  derived from Eq.9.7 into Eq.9.8 gives  
                                      
)(
sin
)1()1
2 diid LL (2 RLC
V
i
LCdtRCdt
in
L
θ∧=++                              (9.9) 
constant) in Eq.9.9 after all derivative quantities become zero is 
                                                 
The general solution of Eq.9.9 has two terms, the homogeneous equation and a 
particular solution. The particular solution, obtained by assigning a final value ( Li = 
R
V
ti inLp
θsin
)(
∧
=                                                    (9.10) 
The solution of the homogeneous equation depends on the roots of the characteristic 
or                                      
equation 
ωτλ
λ
LCRC
−±=
42 22,1
j
CR
RC
±−=
−
2
1
111
2,1
2
                                    (9.11) 
where 
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2)2(
11
RCLC τω =                                            (9.12)                                                    −
Thus, the homogeneous solution is 
                                          Lh ωωτ +=                            
                            
)cossin()( 21
2/ tAtAeti RCt−
(9.13) 
giving the general solution 
 
R
V
tAtAeti
int
L
RC
θωωτ sin)cossin()( 212/
∧
− ++=                      (9.14) 
where the constants  and  are defined by the boundary conditions.  
The circuit is described by Eq.9.14 until the next clock pulse arrives, causing the 
                                                     
1A 2A
switch to close at time ′ , where nt
)]/(1[ TtTt nn −=′                                               (9.15) 
Setting  immediately after the switch has opened gives  
                                           
0=t
ref
in
L IR
V
Ai =+=
∧ θsin
)0( 2                                        (9.16) 
        
Thus 
 
R
V
IA inref
θsin
2
∧
−=                                                                                       (9.17) 
and     
                                       0
/ sin)0( =
∧− −== tLintnC dt
diLVevv RCn θτ                         (9.18) 
q.7.14 gives Taking the time derivative of E
                                                        
RC
ot
L AA
dt
di
τω 2
2
1 −==                                     (9.19) 
Solving for 
                             
1A  
L
evVIL
A
RCnt
ninref
RC
ω
θτ
τ/
1
sin)(
2
−∧ −+′
=                                     (9.20) 
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where 
R
V
II refref −=′                                      in
θsin∧
                                                       (9.21) 
By definition, )(1 nLn tii ′=+ , so Eqs.9.14, 9.17, and 9.20 give     
R
V
tIt
L
evVIL inref
eti
in
nrefn
t
n
RCt
L
RCn
RCn
θωωω
θ τ
τ sin]cossin
sin
[)(
/
2/
∧−
′− +′′+′
−
=       (9.22) 
The derivative 
τ2
∧+′
dt
diL  is obtained from Eq.9.8 and substituted into Eq.9.7, to give  
)(
sin
)1()1(2
2 V
vdv
RCdt
vd in
C
CC θ=++                                (9.23)                                 
LCLCdt
∧
The general solution of Eqn.9.23 again has two terms, the homogeneous equation and 
o is 
                                                  
a particular solution. The particular solution, obtained by putting a final value ( Cv = 
constant) in Eq.9.23 after all derivative quantities become zer
θsin)( ∧= inCp Vtv                                                   (9.24) 
eneous equation depends on
on 
The solution of the homog  the roots of the characteristic 
equati
ωτλ
λ
j
LCCRRC
RC
±−=
−±−=
2
1
1
4
1
2
1
2,1
222,1
                                                                             (9.25) 
where: 
                                                2)2(
11
RCLC τω −=                      
ωτ +−
giving the general solution 
     
                         (9.26) 
Thus, the homogeneous solution is 
                                        )Ch ω=                              (9.27) cossin()( 21/ tBtBetv RCt
 θωωτ sin)cossin()( 21/
∧− ++= intC VtBtBetv RC                                               (9.28) 
where the constants  and  are set by boundary conditions. 
ediately after the switch opens gives 
1B 2B
Setting  0=t  imm
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                                       RCntninC evVBv
τθ /2 sin)0( −
∧ =+=                                    (9.29) 
                                           
so 
θτ sin/2
∧− −= intn VevB RCn                                             (9.30) 
                                            
and  
ref
C
t
C
L IR
v
dt
dv
Ci =+= =0)0(                                      (9.31) 
Taking the time derivative of Eq.9.28 at 0=t  gives 
                                                
RC
t
C BBdv ω 210 −==                                             (dt τ2 9.32) 
from which 
                                    ω
ττ ]/22[
1
CI
B
ref
RC
in
RC
n ′−−
=                                 (9.33) 
Since )()1( nCnC tvv ′=+ , from Eqs.9.28, 9.30, and 9.33 
θτ sin/ Vev t RCn ∧−
]cos)sin(
sinsin nrefin tIV ′′
∧
∧ ωθ
                   
)[(sin)(
/
/
2/
n
t
nin
t
nt
tevV
ev
eVtv
RCn
RCn
RCn
′−+
−−−=
−∧
−
′−
ωθ
θ
τ
τ
τ
 
se one form of mapping for the
be described in greater detail in chapter 10. 
 
 
 
22 RCRC
inC C ωττ      (9.34) 
Eqns.9.22 and 9.34 compri  boost converter, which will 
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Figure 9.1 Converter circuit diagram. 
 94
 Figure 9.2  and  waveforms. 
 
 
 refI Li
     
(a)  closed S
 
                                                (b)  open. 
Figure 9.3 Converter circuit states. 
 
 
S
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CHAPTER 10 
CHAOS IN A POWER FACTOR CORRECTION BOOST 
CONVERTER 
 
10.1 Numerical Analysis 
A MATLAB program was written to generate bifurcation diagrams for the PFC boost 
converter, and these were used to investigate the system dynamics. A flowchart for 
the program is given in Fig. 10.1 and the program listing is given in Appendix A.3. 
The bifurcation diagrams relate the capacitor voltage or inductor current vectors 
or   sampled at one clock pulse, to the vector or  at the previous 
clock pulse. To obtain the bifurcation diagrams, initial cond  and 
were specified and  was defined, where . Eqs.9.22 and 9.34 were 
iterated 12000 times. The first 11000 iterations d, to eliminate transient 
conditions and the last 1000 were plotted, taking  as the bifurcation parameter. 
 was swept from 5 to 80 in 0.5 steps with 
)(( nCv ))(nLi  )(( nCv ))(nLi
itions )0(( Cv ))0(Li  
refI
∧ θsinrefref II
∧=
were discarde
inV
∧
inV
∧
V V AI ref θsin3= . The parameters 
used for the simulations are given in Table 10.1. 
 
 
Table 10.1 System parameters. 
 
The bifurcation diagram relating the inductor current with the bifurcation 
parameter  is shown in Fig. 10.2 at . It is evident that the system is 
stable until . Over this region, the inductor current  at 
ref 3= , has a single unique value at the instant of every switch turn-on.  As an 
Li  
inV
∧
AI ref 3=∧
inV
∧
 is reduced to about V63 Li
AI
∧
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example, consider  in Fig. 10.2.  The single value of  at switch turn-on is 
= 2.3A. At =63V one of the Floquet m eaves the unit circle through -1, 
producing a period-doubling bifurcation (period-2). During period-2, the inductor 
current has two unique values at alternate instants of turn-on.  For example, with 
, w any values. 
r of  These
bif
and C t 
10.3 to 10.5 are orthogonal with Fig. 10.2, forming a 3-dimensional state-control 
10.2 Experimental Implementation 
The experim  10.6 was designed and built to verify the 
theoretical m l is obtained using an LM555 integrated 
circuit. The rising edge of the clock signal triggers a 74HCT123N monostable to 
drive the set input of an S-R flip-flop, constructed using 2-input NOR gates and 3-
input AND gates. The output of the flip-fl parator, which 
SFET switch. 
 
The inductor current  is sensed using a small non-inductive sense resistor as shown. 
rrent 
, w itc
current I  is obtained from a step-down transformer connected to the power supply. 
The output of the transformer is filtered and then rectified using a precision full-wave 
VV in 65=∧ Li
Li inV
∧
ultipliers l
VV in 60= , Li  alternates between 1.85 and 2.85A at switch turn-on.  As inV  
decreases further, the system undergoes stable period-3 operation. Further 
bifurcations occur as inV
∧
 is reduced and the system eventually becomes chaotic at 
∧
ith the value of Li  at each turn-on having m
Figs. 10.3 to 10.5 show bifurcation diagrams relating the inductor current to the 
bifurcation paramete refI
∧
 for fixed values  diagrams show that the 
period-doubling route to chaos is from left to right, as opposed to the one obtained 
when the control parameter was inV
∧
. As with the urcation diagrams of Figs. 3.2 
 3.3(a) for the single DC-D  boos converter, the bifurcation diagrams of Figs. 
space. 
∧ ∧
VV in 45=
 
 inV
∧
.
 
ental converter shown in Fig.
odel. The 10 kHz clock signa
op is applied to a 311 com
turns-on the MO
Li
Comparing this signal with the reference cu , generates the reset pulse for the 
S-R flip-flop hich turns-off the sw h as explained in section 9.2. The reference 
f
refI
 re
 97
rectifier. An active filter UAF42 eliminates switching har onics. The natural m
frequency nω  and the -factor of the pole pair are designed according to the 
Bl
Q
ackadder filter type and cut-off frequency. The low-pass transfer function is 
                                          22
2
1 /)(
)(
nn
nLPo
Qss
A
sV
sV
ωω
ω
++=                                            (10.1) 
filt  gain is set by the equation 
                                           
where the er
]111[
1
4
2
1
RRR
R
R
A
QG
LP
++
+
=                                           (10.2) R
G
nd the second order cut-off frequency is governed by  and  according to  1FR 2FRa
                                              
21211
22 R
FF
n =ω                                                (10.3) 
The Q -factor of the filter is set by the resistor Q . Eq. 10.4 gives the relationship 
                                      
CCRRR
 and other circuit values. 
R
between Q , QR
2
1112
2
4
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1
CRR
CRR
R
RR
RR
Q FQG
QG
221
1
1
R
R
F+
++
=                                   (10.4) 
The phase shifter shown in Fig. 10.6 eliminates the phase shift produced by the step-
is in phase with down transformer and the active filter and ensures that refI θsininV
∧
. 
A photograph of the converter hardware is shown in Appendix D.5. 
 
10.3 MATLAB/SIMULINK Model 
A MATLAB/SIMULINK model was developed based on the system equations: 
 
)]1([1
)}]1({)1(sin[1 21
                       
SL
CC
SSLSCin
L
ui
R
v
Cdt
dv
                (10.5) 
 
uRuRiuvV
Ldt
di
−+−=
−+−−−= ∧ θ
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where Su  takes the value 0 or 1 depending on whether the switch is closed or open. 
1R and 2R  are circuit loop resistances for the converter, which were measured 
experimentally. The structure of the SIMULINK model is given in Fig. 10.7. 
 
 
10.4 Experimental and Simulated Results 
The experimental and simulated inductor current waveforms and harmonic spectra for  
re given in Figs. 10.8 to 
that the system is stable period-1 at , with a 10kHz fundamental and a 
 the m -2, 
mponent in the fre
10.9.  Fig. 10.10 shows that as  reduces to 20V, the system becomes chaotic and 
ime
e ent and also show good agreement with the bifurcation diagram of Fig. 
10.2. 
Phase portraits relating the capacitor voltage to the inductor current at the bifurcation 
 
The phase portraits corresponding to these cases demonstrate period-1, period- 2 and 
erimenta
l oscilloscope. 
ree different values of the bifurcation 
10.16. Again, the experimental and simulated results are in good agreement. 
 
 
inV  = 65V, 60V and 20V a 10.10.  In Fig. 10.8, it is evident 
∧
VV in 65=∧
series of higher harmonics.  As inV
∧
 decreases to 60V,  syste becomes period
with an appreciable 5kHz co quency spectrum as shown in Fig. 
in
the frequency spectrum is continuous. The exper ntal and simulated results are in 
good agre m
V
∧
 
parameters inV  = 65V, 60V and 20V are given in Figs. 10.11 to 10.13 respectively. 
chaotic behaviour. There was a small differences between simulated and exp l 
results phase portraits are due to the practical difficulties in the digita
∧
 
The capacitor voltage waveforms with the th
parameter 
∧
 and a fixed reference current 
∧
= 3A are given in Figs. 10.14 to inV refI
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Figure 10.1 Bifurcation program flowchart. 
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Figure 10.2 Bifurcation diagram with  as the control parameter. ( = 3A) 
 
 
 
 
 
inV
∧
refI
∧
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 Figure 10.3 Bifurcation diagram with  as the control parameter at . refI
∧
VV in 65=∧
 
Figure 10.4 Bifurcation diagram with  as the control parameter at . refI
∧
VV in 60=∧
 
Figure 10.5 Bifurcation diagram with  as the control parameter at . 
 
refI
∧
VV in 20=∧
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 Figure 10.8 Experimental and simulated inductor current at .  
{Left: experimental (1A/V), right: simulated}. 
 
 VV in 65=∧
 
Figure 10.9 Experimental and simulated inductor current at .  
{Left: experimental (1A/V), right: simulated}. 
 
 VV in 60=∧
 
Figure 10.10 Experimental and simulated inductor current at .  
{Left: experimental (1A/V), right: simulated}. 
 VV in 20=∧
 105
 Figure 10.1 in 65= .  
{Left: experimental (CH2 1A/V), right: simulated}. 
 
1 Experimental and simulated phase portrait at V
∧
V
 
Figure 10.1 in 60= .  
{Left: experimental (CH2 1A/V), right: simulated}. 
2 Experimental and simulated phase portrait at V
∧
V
 
Figure 10.13 Experimental and simulated phase portrait at V
∧
  Vin 20= .
{L . eft: experimental (CH2 1A/V), right: simulated}
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 F tigure 10.14 Experimental and simulated capacitor voltage a .   VV in 65=∧
{Left: experimental, right: simulated}. 
 
 
F t
 
igure 10.15 Experimental and simulated capacitor voltage a .   VV in 60=∧
{Left: experimental, right: simulated}. 
 
Figure t .  
{Left: experimental, right: simulated}. 
 VV in 20=∧ 10.16 Experimental and simulated capacitor voltage a
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CHAPTER 11 
CONTROL OF CHAOS IN A PFC BOOST CONVERTER 
 
11.1 Introduction 
As with the single boost converter described in Chapter 6 to 8, a delayed feedback 
controller is used to eliminate chaos in the PFC boost converter. The effectiveness 
and robustness of the controller is demonstrated by experimental and simulated 
results. 
The ing both lope 
compensation and dela
 
11.2 Experimental Implementation  
Practical implementation of delayed feedback control is achieved using an 89C51 
microcontroller.  The controlled variable  is sampled at 10µs intervals and the 
values are stored in a conti A pointer extracts data from 
the array at a delay
simulated performance of the PFC boost converter us s
yed feedback control are compared.  
( )Li t
nually updated rolling array.  
τ , pre-programmed by the operator, to provide the value ( )Li t τ− . 
A simplified diagram for the scheme is shown in Fig. 11.1 and a photograph of the 
controller hardware is given in Appendix D.6. 
 
The experimental waveforms for ( )Li t  and ( )Li t τ−  at V in 50= V
∧
and  are 
shown in Fig. 11.2, with the feedback switch SW in position 2 disconnecting the 
delayed current feedback from the control circuit.  For this condition, the converter is 
operating in a chaotic mode. 
 
11.3 MATLAB/SIMULINK Models 
 
11.3.1 Slope Compensation Method (SCM) 
The circuit arrangement for the converter using slope compensation is shown in Fig. 
11.3.  The comparator compares the inductor current  with a reference level, which 
is equal to the reference current  minus the compensation ramp signal. Typical 
waveform .  Contro  
AI ref 3=∧
Li
refI
s for I , i  and the compensating ramp are given in Fig. 11.4 l ofref L
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the converter switch is similar to t nal boost converter described in 
Sectio
The structure of the MATLAB/SIMULINK model of the converter, using slope 
It LLrefL −−−=
hat of the conventio
n 2.1. 
 
compensation is given in Fig. 11.5. 
 
11.3.2 Delayed Current Feedback Method (DCFM) 
Simulated results were obtained for the closed-loop system by solving numerically 
Eqs.10.5 using the MATLAB/SIMULINK model shown in Fig. 11.6. The control 
function Su  was set to 1 at every clock pulse and to 0 when 
)]()([)( titiK τ . i
  
11.4 Experimental and Simulated Results (Delayed Current Feedback) 
Over a practical range for τ  from 10µs-150µs in 10µs steps, experimental and 
simulated results for τ  = 70µs and 100µs are presented in Figs. 11.7 and 11.8, 
respectively, for a feedback gain K =1 and AI ref 3=∧ .  In accordance with the results 
described in Section 8.1 for the single boost converter, the periodic regimes in both 
cases are stable, with the waveforms of Fig. 11.7 having a frequency of 10 kHz 
period-1" cycles) an hos g. 11.8 having a frequency of 5 kHz ("period-2" 
s de
(" d t e of Fi
cycles).  Again, the converter wa signed for 10 kHz operation and the system 
would not be performing under optimum conditions with τ  = 100µs. 
 
The experimental and simulated capacitor voltage waveforms with delayed feedback 
ontrol atc  τ = 70µs,  and a peak reference current  are given in 
citor voltage has reduced by a small amount 
ompared with the capacitor voltage waveforms without delayed feedback control 
rm
et
parameters given in Table 10.1. Fig. 11.10 shows the inductor current with slope 
VV in 20=∧ AI ref 3=∧
Fig. 11.9.  It is evident that the capa
c
shown in Fig. 10.16. 
 
11.5 Comparison between SCM and DCFM (Simulated) 
Simulated inductor current wavefo s for both the slope compensation and delayed 
current feedback m hods are given in Fig. 11.7(a) and Figs. 11.10 using the 
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compensation control at VV in 20=∧ . It is evident that the system is operating in stable 
period-1.  
 
n. 
 
The above results show that both methods provides a robust controller but there is an 
elayed current feedback rather than the slope compensated controller 
. 11.9 and 
 
Control is lost when the supply voltage approaches zero, since there is insufficient 
voltage to maintain period-1 operatio
The capacitor voltage waveforms with ramp compensation at VV in 20=  and a peak 
reference current refI = 3A are given in Fig. 11.11. 
 
∧
advantage with d
is that it provides a higher output voltage for a given inV  as evident in Figs
∧
11.11. 
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 Figure 11.2 Experimental open loop waveforms (1A/V) 
VV in 50=∧ , AI ref 3=∧ , τ  = 70µs. (upper) and )(tiL )( τ−tiL (lower) 
 
 
 
Figure 11.3 Converter circuit diagram with compensating ramp. 
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Figure 11.4  and  waveforms with compensating ramp. 
 
refI Li
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(a) Experimental and simulated inductor current. 
{Left: experimental (1A/V), right: simulated} 
 
 
 
(b) Experimental and simulated phase portrait.  
{Left: experimental CH2 (1A/V), right: simulated} 
 
Figure 11.7 Delayed feedback control, τ  = 70µs, , and K=1. 
 
 
 
 
VV in 20=∧ , AI ref 3=∧
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(a) Experimental and simulated inductor current.  
{Left: experimental (1A/V), right: simulated} 
 
 
  
(b) Experimental and simulated phase portrait.  
{Left
Figure 11.8 Delayed feedback control, 
 
: experimental CH2 (1A/V), right: simulated} 
 
τ  = 100µs, , and K=1
 
 
 
 
 VV in 20=∧ , AI ref 3=∧ . 
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Figure 11.9 Experimental and simulated output voltage (delayed feedback control), 
τ  = 70µs, , , and K=1.{Left: experimental, right: simulated} VV in 20=∧ AI ref 3=∧
 
Figure 11.10 Inductor current (slope compensated control), and 
. 
VV in 20=∧
AI ref 3=∧
 
Figure 11.11 Output voltage (slope compensated control),  and . VV in 20=∧ AI ref 3=∧
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 CHAPTER 12 
CONCLUSION AND FUTURE WORK 
 
This chapter presents conclusions on the work described in the thesis and makes a 
number of suggestions for future work in this field. 
12.1 Concluding Remarks 
The concerned ith the an  
boost converters and PFC boost converters. Bifurcation diagrams were generated for 
a single boost converter, a parallel two-module boost converter and a PFC boost 
converter, and these were used to investigate the converter behaviour as one of its 
parameters was varied. In every case, it was observed that as the bifurcation 
parameter  increased, the system underwent period-doubling bifurcations, from a 
stable periodic solution with a single value for the inductor current at switch turn-on, 
uctor current had many values at switch turn-on. Since 
increases with increased load, this indicates that the converters could become
under heavy load conditions. When the input voltage  was chosen as the 
bifurcation parameter, the period-doubling route to chaos occurred as  was 
reduced. This indicates that the converters could become chaotic during supply 
volta rters are connected 
to photovoltaic arrays for power conditioning. 
 
MATLAB/SIMULINK models were developed to predict the circuit waveforms for 
each of the converters. These models were validated by comparison with waveforms 
obtained from experimental converters. The models were then used to verify the 
bifurcation points predicted by the bifurcation diagrams. 
 
The simulated waveforms showed excellent agreement with experimental waveforms 
and the changes in state of the waveforms corresponded closely to the transition 
points of the bifurcation diagrams. Each waveform for period-1 operation predicted a 
r period-2 operation and 
 
 thesis is  w alysis and control of chaotic behaviour in DC-DC
refI
to chaos, where the ind refI  
 chaotic 
inV
inV
ge dips, which are common in applications where boost conve
single point on the bifurcation diagram, two points fo
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multiple points for chaotic regions. Both the MATLAB/SIMULINK models and the 
bifurcation diagrams will provid ols when designing new boost 
converter topolog
 
During the investigation of bifurcation in the two-module paralleled converter, a 
investigated of 
e useful design to
ies. 
“synchronisation” phenomenon was observed. This occurred over the range 
± 10% of the nominal inductance value, which is much larger than the 
manufacturing tolerances for these inductors. The synchronisation behaviour may be 
haos in paralleled converters, since the paralleled units 
ple
depends on both the choice of the delay 
beneficial in the control of c
could then be considered as a single entity. 
 
The thesis describes the first application of a robust scheme for controlling chaos in 
DC-DC and PFC boost converters using the delayed feedback control method 
developed by Pyragas. Initially, a discrete component control circuit was developed 
to implement the control, but this was replaced by an ATMEL89C51 microcontroller, 
which provided more flexibility. When developing the delayed feedback control 
strategy, this ensured that the appropriate delay value could easily be varied by sim  
software alterations. 
 
The control system performance and its stability using delayed feedback control 
τ  and the feedback gain K . Maps of the 
regimes on the ),( Kτ  plane were generated numerically for different values of refI . 
This, in effect provided a 3-dimensional K ,, refIτ  space. This was used to iden
rge period-1 n which the system may operate. Appropriate values of
tify a 
region i  τ  and la
K  were then used in the practical control scheme. 
 
MATLAB/SIMULINK models were developed for a DC-DC boost converter and a 
PFC boost converter, controlled using both the popular slope compensation method 
nd delayed current feedback. The simulated performance of the converters a
controlled using delayed feedback control and the slope compensation method were 
compared. The results indicated that delayed current feedback results in a greater 
range of stable period-1 operation, compared with that obtained using slope 
compensation. Another advantage with delayed current feedback is that it provides a 
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higher output voltage for a given refI , and the control strategy is simpler than that for 
slope compensation. This is because the compensating ramp depends on both the 
converter input voltage, and the  cycle which is load dependent. On the other 
and, the delayed current feedback strategy is fixed, once 
 duty
K  and τh  are chosen.  
C-DC boost converters are often used in power conditioning circuits for 
horough investigation is required into the interaction between a 
V array and its power conditioning boost converter, to establish whether transient 
tpu
 power c
lev both approaches is currently being 
vestigated. The effects of chaos on series/parallel combinations of converters will 
 
Irrespective of the control method used with the AC-DC converter, control is lost 
when the supply voltage approaches zero, since there is insufficient voltage to 
maintain period-1 operation. 
 
12.2 Future Work 
D
photovoltaic (PV) systems, to step the voltage up for energy storage or for export to 
the electricity grid. Converters used for these applications have a higher than normal 
failure rate. The output voltage of a PV array can vary considerably, according to the 
amount of light incident on the array, and rapid changes in the voltage may cause 
transient chaotic behaviour in the power conditioning converter connected to the 
array. This may cause mal-functioning of the control system and possibly result in the 
converter failure. A t
P
chaotic behaviour is responsible for the high failure rate. 
 
PV arrays may be connected in series/parallel combinations to increase the ou t 
voltage and current of the overall unit and onditioning may be achieved either 
at the individual array level, using many small converters, or at the overall system 
el, using one large converter. The economics of 
in
also need to be investigated. 
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APPENDICES 
 
APPENDIX A 
A LISTING OF THE SOFTWARE PROGRAMMED BY MATLAB 
 
A.1 MATLAB Program for Bifurcation Diagram of a Single Boost Converter 
%This MATLAB program is for single boost converter 
R=20; 
L=1e-3; 
C=10e-6; 
T=100e-6; 
Vi=10; 
%Iref=3; 
  
K=1/(2*R*C); 
W=sqrt((1/(L*C))-K^2); 
  
I(1)=0; 
V(1)=0; 
  
for Iref=0:0.05:5.5 
    
   for n=1:750 
       
t(n)=L*(Iref-I(n))/Vi; 
       
tprime(n)=T*(1-((t(n)/T)-fix(t(n)/T))); 
       
Irefprime=Iref-(Vi/R); 
  
I(n+1)=expm(-K*tprime(n))*(((K*L*Irefprime+Vi-V(n)*expm(-
2*K*t(n)))/(W*L))*sin(W*tprime(n))+Irefprime*cos(W*tprime(n)))+(Vi/R)
; 
  
V(n+1)=Vi-(expm(-K*tprime(n))*((K*V(n)*expm(-2*K*t(n))-K*Vi-
(Irefprime/C))*(sin(W*tprime(n))/W)+(Vi-V(n)*expm(-
2*K*t(n)))*cos(W*tprime(n)))); 
 129
end  
 
   hold on 
   plot(Iref,I(500:750),'b.') 
   hold off 
   xlabel('Iref (A)') 
   ylabel('iL (A)') 
   grid  
 
End 
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A.2 MATLAB Program for Bifurcation Diagram of a Two-Module Boost 
Converter 
%This MATLAB program is for two-module boost converter 
R=20; 
L1=1e-3; 
L2=1.2e-3; 
C=24e-6; 
T=100e-6; 
Vi=10; 
  
Vc(1)=0; 
I1(1)=0; 
I2(1)=0; 
  
for Iref=0:0.01:1.4 
    
   for n=1:750 
  
tc1(n)=L1*(Iref-I1(n))/Vi;        
td1=T*(1-((tc1(n)/T)-fix(tc1(n)/T))); 
d1=tc1(n)/T; 
  
tc2(n)=L2*(Iref-I2(n))/Vi;        
td2(n)=T*(1-((tc2(n)/T)-fix(tc2(n)/T))); 
d2=tc2(n)/T;  
  
f1=1-(td2(n)/(R*C))+(((td2(n)^2)/2)*((1/((R^2)*(C^2)))-(1/(L1*C))-
(1/(L2*C)))); 
g1=1-((tc2(n)-tc1(n))/(R*C))+((((tc2(n)-
tc1(n))^2)/2)*((1/((R^2)*(C^2)))-(1/(L1*C)))); 
h1=-((tc2(n)-tc1(n))/L1)+(((tc2(n)-tc1(n))^2)/(2*R*L1*C)); 
f2=-(td2(n)/L1)+((td2(n)^2)/(2*R*L1*C)); 
f3=-(td2(n)/L2)+((td2(n)^2)/(2*R*L2*C)); 
g2=((tc2(n)-tc1(n))/C)-(((tc2(n)-tc1(n))^2)/(2*R*(C^2))); 
h2=1-(((tc2(n)-tc1(n))^2)/(2*L1*C)); 
  
K13=(td2(n)/C)-((td2(n)^2)/(2*R*C^2)); 
K23=-(td2(n)^2)/(2*L1*C); 
K33=1-((td2(n)^2)/(2*L2*C)); 
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K11=(f1*g1)+(K13*h1); 
K12=(f1*g2)+(K13*h2); 
K21=(f2*g1)+((1+K23)*h1); 
K22=(f2*g2)+((1+K23)*h2); 
K31=(f3*g1)+((K33-1)*h1); 
K32=(f3*g2)+((K33-1)*h2); 
  
NN1=-((tc2(n)^2-tc1(n)^2)/(2*L1*C))-(((tc2(n)^3)-
(tc1(n)^3))/(6*R*L1*(C^2))); 
NN2=((tc2(n)-tc1(n))/L1)-(((tc2(n)^3)-(tc1(n)^3))/(6*(L1^2)*C)); 
NN3=(tc2(n)-tc1(n))/L2; 
  
N1=(K11*NN1)+(K12*NN2)+(K13*NN3); 
N2=(K21*NN1)+(K22*NN2)+(K23*NN3); 
N3=(K31*NN1)+(K32*NN2)+(K33*NN3); 
  
Q1=-((td2(n)^2)/(2*L1*C))-((td2(n)^3)/(6*R*L1*(C^2)))-
((td2(n)^2)/(2*L2*C))-((td2(n)^2)/(6*R*L2*C)); 
Q2=(td2(n)/L1)-((td2(n)^3)/(6*(L1^2)*C))-((td2(n)^3)/(6*L1*L2*C)); 
Q3=(td2(n)/L2)-((td2(n)^3)/(6*(L2^2)*C))-((td2(n)^3)/(6*L1*L2*C)); 
  
M1=(f1*Q1)+(K13*Q2)+(K13*Q3); 
M2=(f2*Q1)+((1+K23)*Q2)+(K23*Q3); 
M3=(f3*Q1)+((K33-1)*Q2)+(K33*Q3); 
  
u1=((K12*(tc1(n)/L1))+(K13*(tc1(n)/L2)))+N1+M1; 
u2=((K22*(tc1(n)/L1))+(K23*(tc1(n)/L2)))+N2+M2; 
u3=((K32*(tc1(n)/L1))+(K33*(tc1(n)/L2)))+N3+M3; 
  
KK=1-(tc1(n)/(R*C))+((tc1(n)^2)/(2*(R^2)*(C^2))); 
  
KKK1=(K11*KK); 
KKK2=(K21*KK); 
KKK3=(K31*KK); 
  
Vc(n+1)=KKK1*Vc(n)+K12*I1(n)+K13*I2(n)+u1*Vi; 
I1(n+1)=KKK2*Vc(n)+K22*I1(n)+K23*I2(n)+u2*Vi; 
I2(n+1)=KKK3*Vc(n)+K32*I1(n)+K33*I2(n)+u3*Vi; 
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I = I1+I2; 
  
   end  
    
   hold on 
   plot(Iref,I1(500:750),'b.') 
   hold off 
   xlabel('Iref (A)') 
   ylabel('iL1 (A)') 
   grid  
    
end 
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A.3 MATLAB Program for Bifurcation Diagram of a PFC Boost Converter 
%This MATLAB program is for power factor correction boost converter 
R=300; 
L=15e-3; 
C=220e-6; 
T=100e-6; 
Iref=3; 
  
  
K=1/(2*R*C); 
W=sqrt((1/(L*C))-K^2); 
  
I(1)=0; 
V(1)=0; 
  
for theta=pi:pi/2:2*pi; 
  
for Vi=5:0.5:80 
    
for n=1:12000 
           
t(n)=L*((Vref*abs(sin(theta)))-I(n))/((sqrt(2)*Vi)*abs(sin(theta))); 
       
tprime(n)=T*(1-((t(n)/T)-fix(t(n)/T))); 
       
Irefprime=(Iref*abs(sin(theta)))-(((sqrt(2)*Vi)*abs(sin(theta)))/R); 
  
I(n+1)=expm(-
K*tprime(n))*(((K*L*Irefprime+((sqrt(2)*Vi)*abs(sin(theta)))-
V(n)*expm(-
2*K*t(n)))/(W*L))*sin(W*tprime(n))+Irefprime*cos(W*tprime(n)))+(((sqr
t(2)*Vi)*abs(sin(theta)))/R); 
  
V(n+1)=((sqrt(2)*Vi)*abs(sin(theta)))+(expm(-
K*tprime(n))*((K*V(n)*expm(-2*K*t(n))-
K*((sqrt(2)*Vi)*abs(sin(theta)))+(((Iref*abs(sin(theta)))-
((V(n)*expm(-2*K*t(n)))/(R)))/C))*(sin(W*tprime(n))/W)+(-
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((sqrt(2)*Vi)*abs(sin(theta)))+V(n)*expm(-
2*K*t(n)))*cos(W*tprime(n)))); 
  
end  
 
   hold on 
   plot(Vi,I(11000:12000),'b.') 
   hold off 
   xlabel('Vi (V)') 
   ylabel('iL (A)') 
   axis([5 80 1 4]) 
   grid  
    
end 
end 
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APPENDIX B 
THE SOFTWARE PROGRAMMED BY FORTRAN 
 
B.1 Delayed Feedback FORTRAN Program  
c This programme ingtegrates a CIRCUIT system produced by Ammar Natsheh. 
 
c The delayed feedback here is the traditional one, where the feedback term is 
c added to the equation in the way realized in the real electronic circuit.  
 
c CIRCUIT is with noise and delayed feedback, both applied to x 
 
      implicit real*8 (a-h,o-z) 
      PARAMETER (NM=10,NLAG=500000,KLAG=10,nn=1000000) 
      DIMENSION RK(4,10),F(10),YY1(10),FB(10),YN(10) 
      dimension y(10), y0(10), tau(KLAG),NLM(KLAG),LCUR(KLAG), 
     ,XLAG(KLAG),kl(KLAG), flag(KLAG,NLAG), 
     ,t_poi1(50000),poi1(2,50000),pp(2,50000),v(2,50000), 
     ,for(50000), 
     ,ylag(50000) 
 
      character*40 fout,froot 
      character*20 name_dir,aaa 
      character*60 name_res 
      character*20 name_dir_BD 
      character*3 k_rand,key_wr_poi,key_wr_pp,key_wr_bif 
      character*4 apar(10) 
 
      real gasdev 
       
      COMMON/NOISE/IX1 
      common/par/pa(10),tt      
      common/prev/u 
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c===== "reading parameters">       
      open(1,file='cir_cont_BD_agr.in') 
        read(1,*)fout 
        read(1,*)name_res 
 read(1,*)aaa 
        read(1,*)name_dir_BD 
 read(1,*)name_dir 
 read(1,*)key_wr_poi,key_wr_bif,key_wr_pp,t_ini,t_end 
 read(1,*)n,m 
 read(1,*)aaa 
 read(1,*)(pa(ii), ii=1,m+1)!  L, C, vi, R, iref, T,  K, D  
 read(1,*)(y0(jj), jj=1,n) 
 read(1,*)t_rel,t_int,h,kti,n_poi 
 read(1,*)ipar 
 read(1,*)spa,fpa,stpa 
 read(1,*) ndel   ! number of delayes 
 read(1,*) (kl(ii),ii=1,ndel) 
 read(1,*) (tau(ii),ii=1,ndel) 
 read(1,*)k_rand,nIX1 
      close(1) 
 print *,'Parameters read.' 
c===== "reading parameters"< 
 
c====== "naming parameters" ========> 
c   for FHN>>>> 
 goto 1 
       apar(1)="eps1" 
       apar(2)="a1" 
       apar(3)="K" 
       apar(4)="D1" 
c for CIRCUIT >>>>> 
1      continue 
       apar(1)="L" 
       apar(2)="C" 
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       apar(3)="vi" 
       apar(4)="R" 
       apar(5)="iref" 
       apar(6)="T" 
       apar(7)="K" 
       apar(8)="D" 
c====== "naming parameters" ========< 
 
       open(3,file=name_res,access='append') 
       write(3,*)'# ',(apar(j),': ',pa(j),', ',j=1,4) 
       write(3,*)'# ',(apar(j),': ',pa(j),', ',j=5,m)     
       write(3,*)'# kl:',(kl(ii),ii=1,ndel), 
     ,           ' tau:',(tau(ii),ii=1,ndel)       
       write(3,*)'# t_rel:',t_rel,' t_int:',t_int,' h:',h, 
     ,   ' kti:',kti,' n_poi:',n_poi 
       write(3,*)'   ' 
       write(3,*)"# a(ipar),av_for,sqav_for,var_for,"// 
     *      " av_isi, sqav_isi, var_isi" 
       close(3) 
 
       
c========== "initialising random variables generator"       
      if (k_rand.eq.'yes'.and.pa(m+1).gt.0.) then 
           itime=time() 
    if (itime.lt.0) then 
c********************************************************************
*********** 
        print*, "Warning! The function 'time' was compiled with errors!" 
        print*,"Please, change the string 'itime = (integer) time_();' " 
        print*, "on the string 'itime = (integer) time();' in C(!)-source file,"  
        print*,"and then recompile it typing 'g77 -o myfile.x myfile.c' "          
c********************************************************************
***********         
        stop 
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    end if     
c    print *,itime 
           do while (abs(itime).gt.300) 
                 itime=abs(itime)-327 
           end do 
          IX1=-itime 
                  else 
                 IX1=nIX1 
      end if 
      print*, "Seed for gasdev is ",IX1 
      do i=1, 1.D07 
         xxx=gasdev(ix1) 
      end do 
 print *,'gasdev initialized' 
c========== "initialising random variables generator"< 
       
c========"setting parameter values"> 
      if(t_rel.le.0.0)t_rel=h*kti 
      npstep=(fpa-spa)/stpa +1 
      pi=4.0*datan(1.d0) 
      pi2=pi*2.0 
      h2=dsqrt(h) 
      dt=h*kti 
      n1=t_int/h/kti 
 print *,'Parameter values set' 
c========"setting parameter values"< 
 
c====== setting initial conditions ====> 
 if(ipar.eq.5)then 
  y(1)=0.5*spa 
 else 
  y(1)=pa(5)*0.5 
 end if 
 u=1. 
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c       x_il_prev=y(1)*0.9 
c x_dif_prev=y(1)*0.9 
 x_dif_prev=0. 
 x_il_prev=y(1)*0.9-x_dif_prev*pa(7) 
 
c------ to prevent an error if lag=0 > 
        do ii=1, ndel 
           flag(ii,1)=y(kl(ii)) 
        end do 
c------ to prevent an error if lag=0 <  
 
      call INILAG(ndel,tau,h,flag,NLM,LCUR,XLAG) 
 print *,'INILAG executed' 
c====== setting initial conditions ====< 
 
c//   PARAMETRIZATION LOOP--------------------------------- 
c//      do pa(ipar)=spa,fpa,stpa 
c//      if  number of control parameter <=m+1 then 
c//      parameters or noise intensity are varied with iteration, 
c//      else the delay of number  ipar-m-1 is varied. 
 
      do k=0,npstep 
          open(16,file="numBD") 
          if (ipar.le.m+1) then 
              pa(ipar)=spa +k*stpa 
              write(16,'(f8.4)')pa(ipar) 
       print *,pa(ipar) 
          else 
              tau(ipar-m-1)=spa+k*stpa 
              write(16,'(f8.4)') tau(ipar-m-1) 
              print *, tau(ipar-m-1) 
          end if 
          close(16) 
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c          do i=1,n 
c    y(i)=y0(i) 
c          end do 
          pa_iref=pa(5) 
          t_per=pa(6) 
 
      av_for=0. 
      sqav_for=0. 
      t=0. 
      tp=0. 
      D=pa(m+1) 
c============= "relaxation" > 
      do while (t.lt.t_rel) 
        t=t+h 
      CALL 
EMMN(ndel,N,y,h,h2,T,m,RK,F,YY1,FB,YN,FLAG,NLM,KL,LCUR,XLAG) 
 
c pa_iref=pa_iref0+pa(7)*(xlag(1)-y(1)) 
 
c if((y(1).lt.pa_iref).and.(y(1).gt.x_il_prev))then 
 x_dif=pa(7)*(xlag(1)-y(1)) 
 x_il=y(1)-x_dif 
c if((x_dif.lt.pa_iref).and.(x_dif.gt.x_dif_prev))then 
 if((x_il.lt.pa_iref).and.(x_il.gt.x_il_prev))then 
  u=1. 
 else 
  u=0. 
 end if 
        if(t-tp.ge.t_per) then 
           u=1. 
           tp=t 
        end if 
c       x_il_prev=y(1)    
 x_dif_prev=(xlag(1)-y(1))*pa(7) 
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 x_il_prev=y(1)-x_dif_prev 
      end do 
 print *,'Relaxation over, t=',t 
c============= "relaxation" < 
   
      print *,'Relaxation over:',t 
      if (ipar.le.m+1) then 
            print *,apar(ipar),": ",pa(ipar) 
      else 
            print *,"tau: ", tau(ipar-m-1) 
      end if 
 
c====== temporary line to check if feedback induces cycle ==> 
c       pa(m+1)=0. 
c====== temporary line to check if feedback induces cycle ==<       
       
c========== "integration"> 
c       open(10,file='tmp.pp') 
       i_poi1=0 
       i_wr=0 
       n1_true=0 
       x1_prev=y(1) 
       y1_prev=y(2)        
       f1_prev=f(1) 
       sec_prev=10.*x1_prev-y1_prev 
       do i=1,n1 
        do ii=1,kti 
         t=t+h 
         CALL 
     *   EMMN(ndel,N,y,h,h2,T,m,RK,F,YY1,FB,YN,FLAG,NLM,KL,LCUR,XLAG) 
c pa_iref=pa_iref0+pa(7)*(xlag(1)-y(1)) 
c        if((y(1).lt.pa_iref).and.(y(1).gt.x_il_prev))then 
 
 x_dif=pa(7)*(xlag(1)-y(1)) 
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 x_il=y(1)-x_dif 
c if((x_dif.lt.pa_iref).and.(x_dif.gt.x_dif_prev))then 
 if((x_il.lt.pa_iref).and.(x_il.gt.x_il_prev))then 
  u=1. 
 else 
  u=0. 
 end if 
        if(t-tp.ge.t_per) then 
           u=1. 
           tp=t 
        end if   
c x_il_prev=y(1) 
 x_dif_prev=(xlag(1)-y(1))*pa(7) 
 x_il_prev=y(1)-x_dif_prev 
c  if(y(1).ge.0..and.x1_prev.lt.0.)then  ! section il=0 
  if(f(1).ge.0..and.f1_prev.lt.0.)then  ! section d il/dt=0 
c  sec=10.*y(1)-y(2) 
c  if(sec.ge.0..and.sec_prev.lt.0.)then  ! section vc=10 il 
 
   i_poi1=i_poi1+1 
c====="linear interpolation"====> 
c          call lin_int(t,h,x1_prev,y(1),tp1)        ! section il=0 
c   call poi_int(t,h,tp1,y1_prev,y(2),y1p)   ! section il=0 
 
          call lin_int(t,h,f1_prev,f(1),tp1)          ! section d il/dt=0 
   call poi_int(t,h,tp1,x1_prev,y(1),x1p)   ! section d il/dt=0 
   call poi_int(t,h,tp1,y1_prev,y(2),y1p)   ! section d il/dt=0 
 
c          call lin_int(t,h,sec_prev,sec,tp1)          ! section vc=10 il 
c   call poi_int(t,h,tp1,x1_prev,y(1),x1p)   ! section vc=10 il 
c   call poi_int(t,h,tp1,y1_prev,y(2),y1p)   ! section vc=10 il 
c====="linear interpolation"====< 
   t_poi1(i_poi1)=tp1 
c===== "storing the poincare map"======>    
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          if(key_wr_poi.eq.'yes'.or.key_wr_bif.eq.'yes')then 
   poi1(1,i_poi1)=x1p 
   poi1(2,i_poi1)=y1p 
c   print *,'Poincare points:',(poi1(j,i_poi1),j=1,n) 
c   pause ' '           
   end if 
c===== "storing the poincare map"======<  
 if(i_poi1.ge.n_poi)goto 3 
 end if 
        x1_prev=y(1) 
        y1_prev=y(2) 
        f1_prev=f(1) 
 sec_prev=10.*x1_prev-y1_prev  
        end do 
c==== for ordinary delayed feeback ====>  
 force=xlag(1)-y(1) 
c==== for ordinary delayed feeback ====<  
        av_for=av_for+pa(7)*force 
 sqav_for=sqav_for+pa(7)*force*pa(7)*force 
c       print *, y(2), xlag(1) , av_for, sqav_for 
c       pause ''  
c==== "storing the phase variables and continuous phases" ====>  
 if(t.ge.t_ini.and.t.le.t_end.and.i_wr+1.le.n1)then 
 i_wr=i_wr+1 
c print *,'i_wr:',i_wr 
 do j=1,n 
          pp(j,i_wr)=y(j) 
    v(j,i_wr)=f(j) 
 end do 
 for(i_wr)=force*pa(7) 
 ylag(i_wr)=XLAG(1) 
c       print *, y(2), xlag(1)  
c       pause '' 
        end if 
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c==== "storing the phase variables and continuous phases" ====<  
       end do 
3      continue 
       n1_true=i        
       n_wr_pp=i_wr 
       n_poi1=i_poi1 
       print *,'                                Time:',t 
       print *,' Planned number of integration steps:',n1 
       print *,'    True number of integration steps:',n1_true 
       print *,'Number of phase port points to write:',n_wr_pp        
       print *,'Total number of Poincare points:',n_poi1 
c       close(10) 
c========== "integration"< 
 
       av_for=av_for/n1_true 
       sqav_for=sqav_for/n1_true 
       var_for=sqrt(sqav_for-av_for*av_for) 
c      print *, av_for,  sqav_for,   var_for 
c      pause ' ' 
 
  open(7,file="numBD") 
         read(7,*)froot 
  close(7) 
  kspc=index(froot," ") 
  kspc1=index(fout,"") 
c//  print *, froot(1:kspace-1)//".dat" 
 
c======== "writing Poincare map"> 
  if(key_wr_poi.eq.'yes')then 
  open(5, file=name_dir//froot(1:kspc-1)//".poi") 
    print *,'Writing phase portraits to: '// 
     .     name_dir//froot(1:kspc-1)//".poi" 
           write(5,*)'# ',(apar(j),': ',pa(j),', ',j=1,4) 
    write(5,*)'# ',(apar(j),': ',pa(j),', ',j=5,m)     
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           write(5,*)'# kl:',(kl(ii),ii=1,ndel), 
     ,    ' tau:',(tau(ii),ii=1,ndel)      
           write(5,*)'# t_poi1(i_poi)-t_rel,'// 
     *    '(poi1(j,i_poi),j=1,n),t_isi'    
  do i_poi=2,n_poi1 
    t_isi=t_poi1(i_poi)-t_poi1(i_poi-1) 
    write(5,200)t_poi1(i_poi)-t_rel,(poi1(j,i_poi),j=1,n), 
     *    t_isi 
c           write(5,*)t_isi 
  end do 
  close(5) 
  end if 
 
  if(key_wr_bif.eq.'yes'.and.n_poi1.ge.2)then 
          open(5,file=name_dir_BD//froot(1:kspc-1)//".bd") 
          if (ipar.le.m+1) then 
   do i_poi=2,n_poi1 
         t_isi=t_poi1(i_poi)-t_poi1(i_poi-1) 
         write(5,200) pa(ipar),(poi1(j,i_poi),j=1,n), 
     *                          t_isi 
   end do 
          else 
   do i_poi=2,n_poi1 
         t_isi=t_poi1(i_poi)-t_poi1(i_poi-1) 
                write(5,200) tau(ipar-m-1),(poi1(j,i_poi),j=1,n), 
     *                          t_isi 
   end do 
     end if 
         write(5,*)'      ' 
  close(5) 
  end if 
c======== "writing Poincare map"<   
 
c====== "writing phase portraits"> 
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         if(key_wr_pp.eq.'yes')then            
    open(4, file=name_dir//"pp_"//froot(1:kspc-1)) 
    print *,'Writing phase portraits to: '// 
     .     name_dir//froot(1:kspc-1)//".pp" 
           write(4,*)'# ',(apar(j),': ',pa(j),', ',j=1,4) 
    write(4,*)'# ',(apar(j),': ',pa(j),', ',j=5,m)     
           write(4,*)'# kl:',(kl(ii),ii=1,ndel), 
     ,    ' tau:',(tau(ii),ii=1,ndel)      
           write(4,*)'# t, y(j),j=1,n' 
    do i_wr=1,n_wr_pp 
     write(4,200)t_ini-t_rel+i_wr*dt,(pp(j,i_wr),j=1,n), 
     *      (v(j,i_wr),j=1,n),ylag(i_wr),for(i_wr) 
    end do  
    close(4) 
    end if 
c===== "writing phase potraits"<   
 
c========= "calculating mean ISI"> 
        av_isi=0. 
 sqav_isi=0. 
        do i_poi=2,n_poi1 
          t_isi=t_poi1(i_poi)-t_poi1(i_poi-1) 
   av_isi=av_isi+t_isi 
   sqav_isi=sqav_isi+t_isi*t_isi 
 end do 
 av_isi=av_isi/real(n_poi1-1) 
 sqav_isi=sqav_isi/real(n_poi1-1) 
 var_isi=sqav_isi-av_isi*av_isi 
c========= "calculating mean ISI"< 
 
c======== "writing statistical averages"> 
          open(3,file=name_res,access='append') 
          if (ipar.le.m+1) then 
             write(3,200) pa(ipar),av_for,sqav_for,var_for, 
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     *      av_isi,sqav_isi,var_isi 
      print *,pa(ipar),av_for,sqav_for,var_for, 
     *      av_isi,sqav_isi,var_isi       
          else 
             write(3,200) tau(ipar-m-1),av_for,sqav_for,var_for, 
     *      av_isi,sqav_isi,var_isi 
      print *,tau(ipar-m-1),av_for,sqav_for,var_for, 
     *      av_isi,sqav_isi,var_isi       
          end if 
          close(3)         
c======== "writing statistical averages"<    
   print *,"   " 
       end do 
        
       call system("rm numBD") 
200    format(1x,20(g12.5,1x))        
       print *,char(7) 
       end 
   
 
c= THESE ARE CIRCUIT EQS with telegraph signal feedback= 
c feedback and noise are both applied to a fast x-variable. 
      subroutine fu(t,y,f,FB,K,N, XLAG) 
      implicit real*8(a-h,o-z) 
      common/par/pa(10),tt 
      COMMON/NOISE/IX1 
      common/prev/u 
      dimension y(N),f(N),FB(N),XLAG(10) 
             
 pa_L=pa(1) 
 pa_C=pa(2) 
 pa_vi=pa(3) 
 pa_R=pa(4) 
 pa_iref=pa(5) 
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 pa_T=pa(6) 
 pa_K=pa(7) 
 pa_D=pa(8) 
 
 x_il=y(1) 
 x_vc=y(2) 
 ff=xlag(1)-x_il 
 
c print *,t,x_il,pa_iref,u 
 
c f(1)=1./pa_L*(pa_vi-x_vc*(1.-u)+ pa_K*ff) 
 f(1)=1./pa_L*(pa_vi-x_vc*(1.-u)) 
 f(2)=1./pa_C*(-x_vc/pa_R+x_il*(1.-u)) 
 fb(1)=pa_D 
 
c print *,'fdbk:',xlag(1),x_il,ff,pa_K*ff 
c pause ' ' 
 
      return 
      end 
c feedback and noise are both applied to a fast x-variable.       
c= THESE ARE CIRCUIT EQS with telegraph signal feedback=       
 
c= THESE ARE CUBIC EQUATIONS OF FHN SYSTEM with telegraph signal 
feedback= 
c feedback and noise are both applied to a fast x-variable. 
      subroutine fu_fhn(t,y,f,FB,K,N, XLAG) 
      implicit real*8(a-h,o-z) 
      common/par/pa(10),tt 
      COMMON/NOISE/IX1 
      dimension y(N),f(N),FB(N),XLAG(10) 
 
c===== calculating feedback force===> 
 ff=xlag(1)-y(1) 
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c===== calculating feedback force===< 
             
        f(1)=(y(1)-y(1)*y(1)*y(1)/3.d0-y(2))/pa(1) 
     *  + pa(3)*ff 
        f(2)=y(1)+pa(2) 
        fb(1)=pa(4) 
  
      return 
      end 
c feedback and noise are both applied to a fast x-variable.       
c= THESE ARE CUBIC EQUATIONS OF FHN SYSTEM with telegraph signal 
feedback=       
 
      SUBROUTINE FUNS(X,Y,F,K,N,XLAG) 
      IMPLICIT REAL*8(A-F,O-Z) 
      REAL GASDEV 
      common/par/pa(10),tt 
      COMMON/NOISE/IX1 
      DIMENSION F(N),Y(N),XLAG(10) 
 
      F(1)=gasdev(IX1) 
 
      RETURN 
      END 
 
 
 
 
       SUBROUTINE EMMN(NDEL,N,Y,H,H2,T,K,RK,F,Y1,FB,YN,FLAG, 
     ,                                          NLM,KL,LCUR,XLAG) 
* 
************ EULER-MARUYAMA METHOD FOR ITO DELAY STOCHASTIC 
EQUATION *** 
** dX(t)=f(X(t),X(t-tau))dt+g(X(t),X(t-tau))dW(t), t \in [0,T] ***** 
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******************** N - NUMBER OF EQUATIONS ****************** 
************ FU - DETERMINISTIC PART, FUNS - NOISY PART ******** 
*************             H2=DSQRT(H)          **************** 
************* NDEL - NUMBER OF DELAYS ************************** 
************* FLAG -ARRAY OF DELAYED VARIABLE  ***************** 
************* KL - NUMBER OF DELAYED VARIABLE IN THE 
INEQUATION ********* 
************* NLM - NUMBER OF ELEMENTS IN ARRAY FLAG 
************ 
************* LCUR - CURRENT ELEMENT OF ARRAY FLAG 
************** 
************** XLAG - CURRENT VALUE X(T-TAU) ********************* 
* 
 
 
      IMPLICIT double precision (A-H,O-Z) 
      PARAMETER (NM=100,NLAG=500000,KLAG=10) 
      DIMENSION Y(nm),RK(4,nm),F(nm),Y1(nm),FB(Nm),YN(Nm),KL(KLAG), 
     ,          FLAG(KLAG,NLAG),NLM(KLAG),LCUR(KLAG),XLAG(KLAG) 
c      COMMON/NOISE/DD 
      COMMON/NOISE/IX1 
      common/pars/pi2,pi,ro_0,ro_0_k_B_T, 
     *            ak_B_T,e_h,G11,G12 
      CALL FU(T,Y,F,FB,K,N,XLAG) 
      CALL FUNS(T,Y,YN,K,N,XLAG) 
      DO 1 I=1,N 
         RK(1,I)=H*F(I)+YN(I)*FB(I)*H2 
    1     Y1(I)=Y(I)+RK(1,I)/2 
 
      DO J=1,NDEL 
         FLAG(J,LCUR(J))=Y(KL(J)) 
         LCUR(J)=LCUR(J)+1 
         IF(LCUR(J).GT.NLM(J)) LCUR(J)=1 
         XLAG(J)=FLAG(J,LCUR(J)) 
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      END DO 
 
      CALL FU(T+H/2,Y1,F,FB,K,N,XLAG) 
      DO 2 I=1,N 
         RK(2,I)=H*F(I)+YN(I)*FB(I)*H2 
    2    Y1(I)=Y(I)+RK(2,I)/2 
      CALL FU(T+H/2,Y1,F,FB,K,N,XLAG) 
      DO 3 I=1,N 
         RK(3,I)=H*F(I)+YN(I)*FB(I)*H2 
    3   Y1(I)=Y(I)+RK(3,I) 
 
      DO J=1,NDEL 
         FLAG(J,LCUR(J))=Y(KL(J)) 
         LCUR(J)=LCUR(J)+1 
         IF(LCUR(J).GT.NLM(J)) LCUR(J)=1 
         XLAG(J)=FLAG(J,LCUR(J)) 
      END DO 
 
      CALL FU(T+H,Y1,F,FB,K,N,XLAG) 
      DO 4 I=1,N 
         RK(4,I)=H*F(I)+YN(I)*FB(I)*H2 
    4   Y(I)=Y(I)+(RK(1,I)+2*(RK(2,I)+RK(3,I))+RK(4,I))/6 
      RETURN 
      END 
 
 
 
      SUBROUTINE INILAG(ndel,tau,h,flag,NLM,LCUR,XLAG) 
       IMPLICIT REAL*8(A-h,O-Z) 
       PARAMETER (NM=100, NLAG=500000,KLAG=10) 
       DIMENSION FLAG(KLAG,NLAG),tau(KLAG),NLM(KLAG),LCUR(KLAG), 
     ,           XLAG(KLAG) 
       do ii=1,ndel 
          NLM(ii)=tau(ii)*2/h 
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********* inital conditions for each delayed variable************** 
          DO I=1,NLM(ii) 
            flag(ii,I)=0. 
          end do 
******************************************************************* 
          LCUR(ii)=1 
          XLAG(ii)=FLAG(ii,1) 
       end do 
       return 
       end 
      FUNCTION gasdev(idum) 
      INTEGER idum 
      REAL gasdev 
CU    USES ran1 
      INTEGER iset 
      REAL fac,gset,rsq,v1,v2,ran3 
      SAVE iset,gset 
      DATA iset/0/ 
      if (iset.eq.0) then 
1       v1=2.*ran3(idum)-1. 
        v2=2.*ran3(idum)-1. 
        rsq=v1**2+v2**2 
        if(rsq.ge.1..or.rsq.eq.0.)goto 1 
        fac=sqrt(-2.*log(rsq)/rsq) 
        gset=v1*fac 
        gasdev=v2*fac 
        iset=1 
      else 
        gasdev=gset 
        iset=0 
      endif 
      return 
      END 
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      FUNCTION ran3(idum) 
      INTEGER idum 
      INTEGER MBIG,MSEED,MZ 
C     REAL MBIG,MSEED,MZ 
      REAL ran3,FAC 
      PARAMETER (MBIG=1000000000,MSEED=161803398,MZ=0,FAC=1./MBIG) 
C     PARAMETER (MBIG=4000000.,MSEED=1618033.,MZ=0.,FAC=1./MBIG) 
      INTEGER i,iff,ii,inext,inextp,k 
      INTEGER mj,mk,ma(55) 
C     REAL mj,mk,ma(55) 
      SAVE iff,inext,inextp,ma 
      DATA iff /0/ 
      if(idum.lt.0.or.iff.eq.0)then 
        iff=1 
        mj=MSEED-iabs(idum) 
        mj=mod(mj,MBIG) 
        ma(55)=mj 
        mk=1 
        do 11 i=1,54 
          ii=mod(21*i,55) 
          ma(ii)=mk 
          mk=mj-mk 
          if(mk.lt.MZ)mk=mk+MBIG 
          mj=ma(ii) 
11      continue 
        do 13 k=1,4 
          do 12 i=1,55 
            ma(i)=ma(i)-ma(1+mod(i+30,55)) 
            if(ma(i).lt.MZ)ma(i)=ma(i)+MBIG 
12        continue 
13      continue 
        inext=0 
        inextp=31 
        idum=1 
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      endif 
      inext=inext+1 
      if(inext.eq.56)inext=1 
      inextp=inextp+1 
      if(inextp.eq.56)inextp=1 
      mj=ma(inext)-ma(inextp) 
      if(mj.lt.MZ)mj=mj+MBIG 
      ma(inext)=mj 
      ran3=mj*FAC 
      return 
      END 
 
 
 
c=== "finding a precise moment of crossing by linear interpolation">>> 
       subroutine lin_int(t,h,x_prev,x,tp) 
       implicit real*8(a-h,o-z) 
       a=(x-x_prev)/h 
       b=x-a*t 
       tp=-b/a 
        
       return 
       end 
c=== "finding a precise moment of crossing by linear interpolation"<<<        
 
c===== "finding more precise Poincare section for other variables">>> 
      subroutine poi_int(t,h,tp,x_prev,x,xp) 
      implicit real*8(a-h,o-z) 
      a=(x-x_prev)/h 
      b=x-a*t 
      xp=a*tp+b 
      return 
      end 
c===== "finding more precise Poincare section for other variables"<<<       
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B.2 Delayed Feedback FORTRAN Software Parameters 
"sp0.0dat"              !output file 
"RES/cir.tmp"   name_res 
"==================" 20th pos 
"CIR_INV/BD/////////////" name_dir_BD 
"CIR_INV/BD/////////////////////////////////" name_dir 
'yes' 'no' 'no' 5.e-2  6.e-2   ! key_wr_poi, key_wr_bif, key_wr_pp, t_ini,t_end 
2 7                     !dimension of system, number of parameters 
" 1-L    2-C   3-vi   4-R   5-iref  6-T     7-K  8-D  " 
1.e-3, 1.e-5, 10.0, 20.,  3.,    1.e-4,    0.0,   0.     ! L, C, vi, R, iref, T,  K, D 
0.1 0.1                         !initial conditions 
5.e-2 1.e-2 2.e-8 50 100000  !t_rel,t_int,h,kti, n_poi 
7                       !number of parameter to vary 
0.,  1. ,0.001    !starting value, final value, step of parameter 
1                       ! numbers of delays 
1                       ! numbers of delayed variables 
1.1e-4                     !delays 
'no' , -201             !random seed for GASDEV?, nIX1 for manual manipulation 
 
 
========= For FHN_cubic in excitable regime: ====== 
"sp0.0dat"              !output file 
"RES/fhn_tel.tmp"   name_res 
"====================" 20th pos 
"FHN_TEL//////////////////" name_dir 
'no', 'yes', 100. 200.   ! key_wr_poi, key_wr_pp, t_ini,t_end 
2 3                     !dimension of system, number of parameters 
" 1   2    3   4     " 
.001, 1.05, 5.0, 0.5     !parameters (eps,a,K), D 
0. 0.                   !initial conditions 
100. 100. 0.0005 200 10000  !t_rel,t_int,h,kti, n_poi 
5                       !number of parameter to vary 
0.,  10. , 1.            !starting value, final value, step of parameter 
1                       ! numbers of delays 
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1                       ! numbers of delayed variables 
2.9                     !delays 
'no' , -201             !random seed for GASDEV?, nIX1 for manual manipulation 
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APPENDIX C 
THE SOFTWARE PROGRAMMED INTO THE ATMEL AT89C51 
 
C.1 C Programming Code 
#include "at89c51xd2.h" 
 
#define DELAYLENGTH 7   //for a different delay time   
                             //1=30us.....2=40us.....3=60us......4=70us.....5=80us….6=90us.....                                
                             //7=100us....8=120us.....9=130us....10=140us.....11=150us 
 
#define MAXDELAY 10 
 
void main() 
{ 
 int delay[MAXDELAY+1] = {0};     //array of 11 integers initialized to 0 
   
   int * first = &delay[0]; 
   int * last = &delay[DELAYLENGTH]; 
   int * pDelay = first; 
   
 int I1 = 0; 
 int I2 = 0; 
 int i=0; 
            int j = 0; 
 int k = 1; 
 
    CKCON0 |= 0x01;      //enable X2 mode 
 P0 = 0xFF;          //port 0 as input 
 I1 = P0;               //reading first value 
   
 while(1) 
 { 
     P3_6 = 1;  
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     P3_7 = 1; 
  
     P3_6 = 0;  
     P3_7 = 0; 
  i++;        //delay until ready to sample 
     
     I2 = P0;              // sampling the value 
     
     delay[j] = I2;      // saving in the array 
  j++;        // finding the delayed value we want from the array 
  if (j > DELAYLENGTH) 
  { 
    j = 0; 
  } 
 
  P1 = delay[j];    // calculating the output answer 
 } 
} 
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C.2 AT89C51XD2 Header 
 
/*H******************************************************************
********* 
* NAME: AT89C51XD2.h            
*---------------------------------------------------------------------------- 
* PURPOSE: SFR Description file for AT89C51xD2 products  
*     ON KEIL compiler 
*********************************************************************
********/ 
 
#define Sfr(x, y)    sfr x = y 
#define Sbit(x, y, z)   sbit x = y^z 
#define Sfr16(x,y)     sfr16 x = y 
 
/*----------------------------------------*/ 
/* Include file for 8051 SFR Definitions  */ 
/*----------------------------------------*/ 
 
/*  BYTE Register  */ 
Sfr (P0 , 0x80);         
 
Sbit (P0_7 , 0x80, 7); 
Sbit (P0_6 , 0x80, 6); 
Sbit (P0_5 , 0x80, 5); 
Sbit (P0_4 , 0x80, 4); 
Sbit (P0_3 , 0x80, 3); 
Sbit (P0_2 , 0x80, 2); 
Sbit (P0_1 , 0x80, 1); 
Sbit (P0_0 , 0x80, 0); 
 
Sfr (P1 , 0x90);         
 
Sbit (P1_7 , 0x90, 7); 
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Sbit (P1_6 , 0x90, 6); 
Sbit (P1_5 , 0x90, 5); 
Sbit (P1_4 , 0x90, 4); 
Sbit (P1_3 , 0x90, 3); 
Sbit (P1_2 , 0x90, 2); 
Sbit (P1_1 , 0x90, 1); 
Sbit (P1_0 , 0x90, 0); 
Sfr (P2 , 0xA0);  
Sbit (P2_7 , 0xA0, 7); 
Sbit (P2_6 , 0xA0, 6); 
Sbit (P2_5 , 0xA0, 5); 
Sbit (P2_4 , 0xA0, 4); 
Sbit (P2_3 , 0xA0, 3); 
Sbit (P2_2 , 0xA0, 2); 
Sbit (P2_1 , 0xA0, 1); 
Sbit (P2_0 , 0xA0, 0); 
 
        
Sfr (P3 , 0xB0);         
 
Sbit (P3_7 , 0xB0, 7); 
Sbit (P3_6 , 0xB0, 6); 
Sbit (P3_5 , 0xB0, 5); 
Sbit (P3_4 , 0xB0, 4); 
Sbit (P3_3 , 0xB0, 3); 
Sbit (P3_2 , 0xB0, 2); 
Sbit (P3_1 , 0xB0, 1); 
Sbit (P3_0 , 0xB0, 0); 
 
Sbit (RD , 0xB0, 7); 
Sbit (WR , 0xB0, 6); 
Sbit (T1 , 0xB0, 5); 
Sbit (T0 , 0xB0, 4); 
Sbit (INT1 , 0xB0, 3); 
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Sbit (INT0 , 0xB0, 2); 
Sbit (TXD , 0xB0, 1); 
Sbit (RXD , 0xB0, 0); 
 
Sfr (P4 , 0xC0);         
Sbit (P4_7 , 0xC0, 7); 
Sbit (P4_6 , 0xC0, 6); 
Sbit (P4_5 , 0xC0, 5); 
Sbit (P4_4 , 0xC0, 4); 
Sbit (P4_3 , 0xC0, 3); 
Sbit (P4_2 , 0xC0, 2); 
Sbit (P4_1 , 0xC0, 1); 
Sbit (P4_0 , 0xC0, 0); 
 
Sfr (P5 , 0xE8);         
Sbit (P5_7 , 0xE8, 7); 
Sbit (P5_6 , 0xE8, 6); 
Sbit (P5_5 , 0xE8, 5); 
Sbit (P5_4 , 0xE8, 4); 
Sbit (P5_3 , 0xE8, 3); 
Sbit (P5_2 , 0xE8, 2); 
Sbit (P5_1 , 0xE8, 1); 
Sbit (P5_0 , 0xE8, 0); 
Sfr (PSW , 0xD0);        
 
Sbit (CY  , 0xD0  , 7); 
Sbit (AC  , 0xD0  , 6); 
Sbit (F0  , 0xD0  , 5); 
Sbit (RS1 , 0xD0  , 4); 
Sbit (RS0 , 0xD0  , 3); 
Sbit (OV  , 0xD0  , 2); 
Sbit (UD  , 0xD0  , 1); 
Sbit (P   , 0xD0  , 0); 
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Sfr (ACC , 0xE0);        
Sfr (B , 0xF0);  
Sfr (SP , 0x81);         
Sfr (DPL , 0x82);        
Sfr (DPH , 0x83);        
 
Sfr (PCON , 0x87);       
Sfr (CKCON0 , 0x8F);      
Sfr (CKCON1 , 0xAF); 
 
/*------------------ TIMERS registers ---------------------*/ 
Sfr (TCON , 0x88); 
Sbit (TF1 , 0x88, 7); 
Sbit (TR1 , 0x88, 6); 
Sbit (TF0 , 0x88, 5); 
Sbit (TR0 , 0x88, 4); 
Sbit (IE1 , 0x88, 3); 
Sbit (IT1 , 0x88, 2); 
Sbit (IE0 , 0x88, 1); 
Sbit (IT0 , 0x88, 0); 
         
Sfr (TMOD , 0x89);       
 
Sfr  (T2CON , 0xC8); 
Sbit (TF2   , 0xC8, 7); 
Sbit (EXF2  , 0xC8, 6); 
Sbit (RCLK  , 0xC8, 5); 
Sbit (TCLK  , 0xC8, 4); 
Sbit (EXEN2 , 0xC8, 3); 
Sbit (TR2   , 0xC8, 2); 
Sbit (C_T2  , 0xC8, 1); 
Sbit (CP_RL2, 0xC8, 0); 
         
Sfr (T2MOD , 0xC9);      
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Sfr (TL0 , 0x8A);        
Sfr (TL1 , 0x8B);        
Sfr (TL2 , 0xCC);        
Sfr (TH0 , 0x8C);        
Sfr (TH1 , 0x8D);        
Sfr (TH2 , 0xCD);        
Sfr (RCAP2L , 0xCA);     
Sfr (RCAP2H , 0xCB);     
Sfr (WDTRST , 0xA6);     
Sfr (WDTPRG , 0xA7);     
 
 
/*------------------- UART registers ------------------------*/ 
Sfr (SCON , 0x98);       
Sbit (SM0  , 0x98, 7); 
Sbit (FE   , 0x98, 7); 
Sbit (SM1  , 0x98, 6); 
Sbit (SM2  , 0x98, 5); 
Sbit (REN  , 0x98, 4); 
Sbit (TB8  , 0x98, 3); 
Sbit (RB8  , 0x98, 2); 
Sbit (TI   , 0x98, 1); 
Sbit (RI   , 0x98, 0); 
 
Sfr (SBUF , 0x99);       
Sfr (SADEN , 0xB9);      
Sfr (SADDR , 0xA9);      
 
/*-------------------- Internal Baud Rate Generator --------*/ 
Sfr (BRL   , 0x9A);       
Sfr (BDRCON , 0x9B);       
/*-------------------- IT registers -----------------------*/ 
Sfr (IEN0  , 0xA8);       
Sfr (IEN1  , 0xB1);       
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Sfr (IPH0 , 0xB7);       
Sfr (IPH1 , 0xB3);       
Sfr (IPL0 , 0xB8);       
Sfr (IPL1 , 0xB2);       
 
 
 
/*  IEN0  */ 
Sbit (EA   , 0xA8, 7); 
Sbit (EC   , 0xA8, 6); 
Sbit (ET2  , 0xA8, 5); 
Sbit (ES   , 0xA8, 4); 
Sbit (ET1  , 0xA8, 3); 
Sbit (EX1  , 0xA8, 2); 
Sbit (ET0  , 0xA8, 1); 
Sbit (EX0  , 0xA8, 0); 
 
 
/*--------------------- PCA registers -----------------------------*/ 
Sfr (CCON , 0xD8);       
Sfr (CMOD , 0xD9);       
Sfr (CH , 0xF9);         
Sfr (CL , 0xE9);         
Sfr (CCAP0H  , 0xFA);    
Sfr (CCAP0L  , 0xEA);    
Sfr (CCAPM0  , 0xDA);    
Sfr (CCAP1H  , 0xFB);    
Sfr (CCAP1L  , 0xEB);    
Sfr (CCAPM1  , 0xDB);    
Sfr (CCAP2H  , 0xFC);    
Sfr (CCAP2L  , 0xEC);    
Sfr (CCAPM2  , 0xDC);    
Sfr (CCAP3H  , 0xFD);    
Sfr (CCAP3L  , 0xED);    
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Sfr (CCAPM3  , 0xDD);    
Sfr (CCAP4H  , 0xFE);    
Sfr (CCAP4L  , 0xEE);    
Sfr (CCAPM4  , 0xDE);    
/* CCON */ 
Sbit (CF   , 0xD8, 7); 
Sbit (CR   , 0xD8, 6); 
 
Sbit (CCF4   , 0xD8, 4); 
Sbit (CCF3  , 0xD8, 3); 
Sbit (CCF2  , 0xD8, 2); 
Sbit (CCF1  , 0xD8, 1); 
Sbit (CCF0  , 0xD8, 0); 
 
 
/*------------------ T W I registers ------------------------------*/ 
Sfr ( SSCON , 0x93); 
Sfr ( SSCS , 0x94); 
Sfr ( SSDAT , 0x95); 
Sfr ( SSADR , 0x96); 
Sfr ( PI2 , 0xF8);  
Sbit (PI2_1  , 0xF8, 1); 
Sbit (PI2_0  , 0xF8, 0); 
 
/*-------------------- OSC control registers ----------------------*/ 
Sfr ( CKSEL , 0x85 ); 
Sfr ( OSCCON , 0x86 ); 
Sfr ( CKRL , 0x97 ); 
 
/*-------------------- Keyboard control registers -----------------*/ 
Sfr ( KBLS , 0x9C ); 
Sfr ( KBE , 0x9D ); 
Sfr ( KBF , 0x9E ); 
/*-------------------- SPI ---------------------- -----------------*/ 
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Sfr ( SPCON, 0xC3 ); 
Sfr ( SPSTA, 0xC4 ); 
Sfr ( SPDAT, 0xC5 ); 
/*------ Misc ----------------------------------------------------*/ 
Sfr ( AUXR , 0x8E); 
Sfr ( AUXR1, 0xA2); 
Sfr ( FCON, 0xD1); 
 
 
/*------ E data --------------------------------------------------*/ 
 
Sfr ( EECON,  0xD2 ); 
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APPENDIX D 
A LISTING OF THE HARDWARE PHOTOGRAPHS 
D.1 Single Boost Converter Circuit. 
 
D.2 Two-Module Boost Converter Circuit. 
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D.3 Delayed Current Feedback Discrete Control Scheme Circuit. 
 
D.4 Delayed Current Feedback Microcontroller Control Scheme Circuit. 
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D.5 Power Factor Correction (PFC) Boost Converter Circuit. 
 
 
D.6 PFC Boost Converter Circuit with Delayed Current Feedback Control. 
 
 170
APPENDIX E 
PUBLISHED WORK 
 
E.1 Elsevier Journal Paper, Chaos, Solitons & Fractals
‘‘Analysis, simulation and experimental study of chaotic behaviour in parallel-
connected DC–DC boost converters’’ 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 171
ARTICLE IN PRESSChaos, Solitons and Fractals xxx (2007) xxx–xxx
www.elsevier.com/locate/chaosAnalysis, simulation and experimental study of chaotic
behaviour in parallel-connected DC–DC boost converters
Ammar N. Natsheh a, J. Gordon Kettleborough a, Jamal M. Nazzal b,*
a Department of Electronic and Electrical Engineering, Loughborough University, Loughborough, Leicestershire LE11 3TU, UK
b Faculty of Engineering, Al-Ahliyya Amman University, Post Code 19328 Amman, Jordan
Accepted 5 July 2007
Communicated by Professor G. IovaneAbstract
The paper describes an experimental study of the bifurcation behaviour of a modular peak current-mode controlled
DC–DC boost converter. The parallel-input/parallel-output converter comprises two identical boost circuits and oper-
ates in the continuous-current conduction mode. A comparison is made between the results obtained from an experi-
mental converter with those obtained from bifurcation diagrams generated from previous work and waveforms from a
new MATLAB/SIMULINK simulation presented in this paper. Another comparison is made between the modular
converter diagrams with those of the single boost converter.
 2007 Elsevier Ltd. All rights reserved.1. Introduction
DC–DC switch-mode converters are non-linear devices and recently it has been observed that they may behave in a
chaotic manner. This has generated much interest, particularly in single-stage topologies such as the buck, boost, and
buck-boost converters [1–7].
The connection of several DC–DC converters in parallel, with the load shared between modules, reduces current
stress on the switching devices and increases system reliability. However, despite the growing popularity of these mod-
ular converters, their bifurcation phenomena have rarely been studied. The work presented in [8] describes the bifur-
cation phenomena in a parallel system of two boost converters under a master-slave current-sharing control scheme.
One converter has voltage feedback control, while the other has an additional inner current loop which adjusts the volt-
age feedback loop, to ensure equal sharing of the load current.
This paper investigates chaotic behaviour in a two-module parallel input/parallel-output boost converter operating
under a peak current-mode control scheme, where each module has its own current feedback loop. The converter
consists of two identical boost circuits and operates in the continuous-current conduction mode. A comparison is
made between waveforms obtained from an experimental converter and both a MATLAB/SIMULINK model0960-0779/$ - see front matter  2007 Elsevier Ltd. All rights reserved.
doi:10.1016/j.chaos.2007.07.020
* Corresponding author. Tel.: +962 79 5261 490; fax: +962 65 3351 69.
E-mail address: jnazzal@ammanu.edu.jo (J.M. Nazzal).
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ARTICLE IN PRESSand results obtained from bifurcation diagrams generated from a nonlinear mapping in closed form using
MATLAB [9].2. Bifurcation and chaos theory
Bifurcation theory, originally developed by Poincare, is used to indicate the qualitative change in behavior of a sys-
tem in terms of the number and the type of solutions, under the variation of one or more parameters on which the sys-
tem depends [10].
In bifurcation problems, in addition to state variables, there are control parameters. The relationship between any of
these controls parameters and any state variable is called the state-control space. In this space, locations at which bifur-
cations occur are called bifurcation points. Bifurcations of an equilibrium or fixed-point solution are classified as eitherFig. 1. Simplified circuit diagram for the two-module converter.
Fig. 2. Module current voltage waveforms for the circuit of Fig. 1.
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ARTICLE IN PRESSstatic bifurcations, such as saddle-node, pitch fork, or transcritical bifurcations; or as dynamic bifurcations which are
also known as the Hopf bifurcation that exhibits periodic solutions. For the fixed-point solutions, the local stability
of the system is determined from the eigenvalues of the Jacobian matrix of the linearized system. On the other hand,
with periodic-solutions, the system stability depends on what is known as the Floquet theory and the eigenvalues of the
Monodromy matrix that are known in the literature as Floquet or characteristic multipliers. The types of bifurcation
are determined from the manner in which the Floquet multipliers leave the unit circle. There are three possible ways for
this to happen [10]:
(i) If the Floquet multiplier leaves the unit circle through +1, then three possible bifurcations may occur: transcrit-
ical, symmetry-breaking, or cyclic-fold bifurcation.
(ii) If the Floquet multiplier leaves through 1, the period-doubling (Flip bifurcation) occurs.
(iii) If the Floquet multipliers are complex conjugate and leave the unit circle from the real axis, the system exhibits
secondary Hopf bifurcation.
To observe the system dynamics under all the above possible bifurcations, a complete diagram known as a bifurca-
tion diagram is constructed. A bifurcation diagram shows the variation of one of the state variables with one of the
system parameters, otherwise known as a control parameter.3. Mathematical modelling and numerical analysis
A simplified diagram for the proposed converter is shown in Fig. 1. It consists of two peak current-mode controlled
DC–DC boost converters whose outputs are connected in parallel to feed a common resistive load. Each converter has
its own current feedback loop comprising a comparator and a flip-flop. Each comparator compares its respective peak
inductor current with a reference value, to determine the on-time of the switch.
The current and voltage waveforms for the circuit of Fig. 1 are shown in Fig. 2. Switches S1 and S2 are controlled
such that they close at the same time. When they are closed, diodes D1 and D2 are non-conducting, and inductorFig. 3. Circuit diagram for the two-module converter with S1, S2 closed and D1, D2 open.
Fig. 4. Circuit diagram of the two-module converter with S1, S2 open and D1, D2 conducting.
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ARTICLE IN PRESScurrents i1 and i2 increase linearly. S1 and S2 open respectively when i1 = Iref and i2 = Iref, whereupon D1 and D2 con-
duct and the inductor currents decay linearly. S1 and S2 close again when the next clock pulse arrives.
The iterative map describing the system takes the form:Table
The se
Circui
Switch
Input
Induct
Induct
Capac
Capac
Load
Plea
Chaxnþ1 ¼ f ðxn; I refÞ ð1Þ
where subscript n denotes the value at the beginning of the nth cycle and x is the state vector1
t of circuit parameter
t components Values
ing period T 100 ls
voltage VI 10 V
ance L1 1 mH
ance L2 1 mH
itance C1 10 lF
itance C2 10 lF
resistance R 20 X
Fig. 5. Bifurcation diagram of i1 for the two-module converter.
Fig. 6. Bifurcation diagram of i2 for the two-module converter.
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Plea
Chax ¼
i1
vc1
i2
vc2
2
6664
3
7775 ð2Þwith i1, i2, the currents through inductors L1 and L2, respectively, vc1, vc2, the voltages across capacitors C1 and C2,
respectively, and vc1, vc2, considered as separate states for clarity.vC2
vC1
iL2
iL1
10
Vin
Cl
Error
Memory
U
Truth Table2
Cl
Error
Memory
U
Truth Table1
Pulse
Generator
Memory2
Memory1
5
Iref
1
s
Integrator4
1
s
Integrator3
1
s
Integrator2
1
s
Integrator1
1
Constant2
1
Constant1
Add8
Add7
Add6
Add5
Add4
Add3
Add2
Add1
Add
-K-
1/R2
-K-
1/R1
-K-
1/L2
-K-
1/L1
-K-
1/2*C2
-K-
1/2*C1
(1-u)*vC2
(1-u)*vC1
(1-u)*(iL2+iL1)
(1-u)*(iL1+iL2)
Fig. 8. MATLAB/SIMULINK module for the two-module converter.
Fig. 7. Bifurcation diagram for a single boost converter with Iref as the bifurcation parameter.
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ARTICLE IN PRESS3.1. S1 and S2 closed
Diodes D1 and D2 block at t = 0 and the circuit is as shown in Fig. 3. Assuming that L1 = L2 = L and C1 = C2 = C,
the circuit can be described by the following set of first-order differential equations:Plea
Chadi1
dt
¼ di2
dt
¼ V I
L
ð3Þ
dvc1
dt
¼  1
2RC
vc1 ð4Þ
dvc2
dt
¼  1
2RC
vc2 ð5ÞAssuming that initially the module inductor current is in and the capacitor voltage is vn, and that the inductor current is
Iref at time tn, the solution of these equations givestn ¼ L I ref  inð ÞV I ð6Þ
vc1ðtÞ ¼ vc2ðtÞ ¼ vn e2kt ð7Þwherek ¼ 1
4RC
ð8Þand tn is the time at which switches S1 and S2 open.8.5 9 9.5 10
x 10-3
-2
-1.5
-1
-0.5
0
0.5
1
1.5
2
time (sec)
iL
 (A
)
15.8 16 16.2 16.4 16.6 16.8 17 17.2 17.4 17.6
0.45
0.5
0.55
0.6
0.65
0.7
0.75
0.8
0.85
0.9
0.95
Vc (V)
iL
 (A
)
Fig. 9. Period-1 (experimental waveforms 1A/V) at Iref = 09 A {left: practical, right: SIMULINK.}.
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ARTICLE IN PRESS3.2. S1 and S2 open
When S1 and S2 open, D1 and D2 conduct. The circuit is as shown in Fig. 4, and is described by the following dif-
ferential equations:Plea
Chadi1
dt
¼  vc1
L
þ V I
L
ð9Þ
di2
dt
¼  vc2
L
þ V I
L
ð10Þ
dvc1
dt
¼  vc1
2RC
þ i1
2C
þ i2
2C
ð11Þ
dvc2
dt
¼  vc2
2RC
þ i1
2C
þ i2
2C
ð12Þwhose general solution isi1ðtÞ ¼ i2ðtÞ ¼ ektðA1 sinxt þ A2 cosxtÞ þ V I
2R
ð13Þwherex ¼
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
1
LC
 k2
r
ð14Þand k is given in Eq. (8).8.4 8.6 8.8 9 9.2 9.4 9.6 9.8
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Fig. 10. Period-2 (experimental waveforms 1A/V) at Iref = 1.2 A {left: practical, right: SIMULINK.}.
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ARTICLE IN PRESSThe constants A1 and A2 are set by the boundary conditions.
The circuit is defined by these equations until the next set of clock pulses arrives, causing S1 and S2 to close. This
happens at a time t0n, wherePlea
Chat0n ¼ T ½1 ðtn=T Þ ð15Þ
Setting t = 0 immediately after S1 and S2 have opened givesi1ð0Þ ¼ i2ð0Þ ¼ A2 þ V I
2R
¼ I ref ð16Þandvc1ð0Þ ¼ vc2ð0Þ ¼ vn e2ktn ¼ V I  L di1
dtt¼0
¼ V I  L di2
dtt¼0
ð17ÞUsing Eq. (13), and solving givesA1 ¼ V I  vne
2ktn þ LI 0refk
xL
ð18Þ
A2 ¼ I ref  V I
2R
ð19ÞwhereI 0ref ¼ I ref 
V I
2R
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Fig. 11. Chaotic (experimental waveforms 1A/V) at Iref = 2.5A {left: practical, right: SIMULINK.}.
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ARTICLE IN PRESSSince i1ðnþ1Þ ¼ i1ðt0nÞ, and i2ðnþ1Þ ¼ i2ðt0nÞ, using Eq. 13 givesPlea
Chai1ðnþ1Þ ¼ i2ðnþ1Þ ¼ ekt0n kLI
0
refV I  vn e2ktn
xL
sinxt0n þ I 0ref cosxt0n
 
þ V I
2R
ð21ÞSimilarly,vc1ðnþ1Þ ¼ vc2ðnþ1Þ ¼ V I ekt0n kvn e
2ktn  kV I  I 0ref=C
x
sinxt0n þ V I  vne2ktn
 
cosxt0n
 
ð22ÞEqs. (21) and (22) were programmed into MATLAB.
The mapping (refer to Eqs. 21 and 22 above) is a function that relates the voltage and current vector (vn+1, in+1)
sampled at one instant, to the vector (vn, in) at a previous instant, with numerical analysis carried out using MAT-
LAB. To obtain the bifurcation diagrams, initial conditions (i1(0), vc1(0), i2(0), vc2(0)) are specified, together with a
given Iref. The equations are iterated 750 times, with the first 500 values discarded. The last 250 values are plotted
taking Iref as the bifurcation parameter (Iref was swept from 0.5 to 5.5) with the set of circuit parameters listed in
Table 1.
Figs. 5 and 6 show the inductor current bifurcation diagrams for the two parallel converters. It is evident that per-
iod-1 is stable until a critical bifurcation point Irefo = 1.05A. A further increase in Irefo results in one of the Floquet
multipliers leaving the unit circle through 1, which causes a period-doubling bifurcation. A further increase in Iref
beyond Iref results in the system undergoing stable period-2, and a route to chaos. For Iref > Irefo, the period-1 solution
will continue to be an unstable period-1 solution.8.5 9 9.5 10
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Fig. 12. Period-1 (experimental waveforms 1A/V) at Iref = 1A {left: practical, right: SIMULINK.}.
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ARTICLE IN PRESSTo compare the inductor current bifurcation behaviour in the two-module system with that of a single-unit boost
converter, which has the same parameter values of Table (1), the bifurcation diagram of the latter is plotted in
Fig. 7. It is clear that the critical bifurcation point of the modular converter takes place at a lower value of reference
current compared to that of the single-boost converter.
To check the validity of these findings, experimental results and a MATLAB/SIMULINK model were employed
and the results are discussed in the following section.4. Experimental implementation and MATLAB/SIMULINK simulation
To verify the theoretical model, an experimental two-module boost converter was built, according to the block dia-
gram of Fig. 1. Also a MATLAB/SIMULINK model was developed and this is shown in Fig. 8.
Figs. 9–11 show both experimental and MATLAB/SIMULINK inductor current waveforms, phase portraits show-
ing the relationship between inductor current and capacitor voltage, and power spectral densities for different values of
the bifurcation parameter Iref. The figures are in good agreement and clearly demonstrate period-1, period-2, and cha-
otic behavior. The power spectrum in the chaotic region has a wide band, unlike that for period-1, which contains a
fundamental switching frequency component, together with higher order harmonics at multiples of the switching fre-
quency. Comparing the results obtained from the bifurcation diagrams of Figs. 5 and 6 with those given in Figs. 9–
11 show good agreements in terms of operating region.
Figs. 12–14 show the steady-state waveforms for the single converter inductor current, the phase portraits, and
power spectral densities for different values of the bifurcation parameter Iref. Again, the figures are in good agreement
and clearly demonstrate period-1, period-2, and chaotic behavior. The bifurcation diagram of Fig. 7 also agrees with the
experimental results and those obtained from the MATLAB/SIMULINK model.8 8.2 8.4 8.6 8.8 9 9.2 9.4 9.6 9.8 10
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Fig. 13. Period-2 (experimental waveforms 1A/V) at Iref = 2.5A {left: practical, right: SIMULINK.}.
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Fig. 14. Chaotic (experimental waveforms 1A/V) at Iref = 3A {left: practical, right: SIMULINK.}.
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ARTICLE IN PRESS5. Conclusion
The waveforms produced by the MATLAB/SIMULINK models for both the two-module and the single converters
show excellent agreement with experimental waveforms. They also agree with the transition points predicted by the
bifurcation diagrams. These models will be used in an on-going research programme which will investigate methods
of controlling and ultimately eliminating chaotic behaviour.References
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Communicated by Prof. L. Marek-CrnjacAbstract
This paper presents a delayed feedback control scheme for eliminating chaotic behaviour in a peak current-mode
controlled DC–DC boost converter operating in the continuous current conduction mode. Experimental results and
FORTRAN simulations show the effectiveness and robustness of the scheme.
 2007 Elsevier Ltd. All rights reserved.1. Introduction
The phenomenon of chaos, which has become very popular, rejuvenated interest in non-linear dynamics. Many
researchers are used this theory to investigate and analyze the stability problem in electrical circuits [1–3].
The current-controlled DC–DC switch-mode boost converter is a highly non-linear circuit which behaves in a
chaotic manner through period-doubling bifurcations under certain control parameter variations [4–11]. This undesir-
able behaviour results in switching, copper and dielectric losses, together with undesirable acoustic noise and may cause
catastrophic failure of the unit.
Recently, research is been devoted to bifurcation and chaos control of such above-mentioned systems. The current
paper investigates the control of chaotic behaviour in a DC–DC boost converter, operating under a peak current-mode
control scheme, using delayed feedback control. The control strategy is based on the idea of stabilization of unstable
periodic orbits that exist in the chaotic attractor [12]. A comparison is made between waveforms obtained from an
experimental converter, and a model implemented in FORTRAN which integrates numerically the system state-vari-
able equations. A bifurcation diagram is obtained numerically on the plane of feedback parameters and is confirmed
experimentally. This bifurcation diagram enables one to choose the optimum feedback parameters for stability and
robustness.0960-0779/$ - see front matter  2007 Elsevier Ltd. All rights reserved.
doi:10.1016/j.chaos.2007.10.048
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A conventional boost converter is shown in Fig. 1, with a feedback path comprising a comparator and a flip-flop.
The comparator compares the inductor current with a reference value, to control the state of switch S.
Fig. 2 shows the inductor current and the capacitor voltage waveforms. The circuit has two states, depending on
whether the controlled switch S is open or closed. When S is closed, diode D is reverse biased and is non-conducting.
Neglecting the resistance of inductor L, iL rises linearly and energy is stored in the magnetic field of the inductor. S is
opened when iL = Iref at which instant, as a result of Lenz’s law, a voltage LdiL/dt is induced in the inductor, to try to
maintain the current flow. This voltage forward biases the diode and the current decays linearly, accompanied by a
transferral of energy from the inductor to capacitor C. Increasing Iref increases the energy transfer and consequently
the output voltage of the converter.Fig. 2. Converter current and voltage waveforms.
Table 1
Circuit parameters
Circuit component Value
Switching period 100 ls
Input voltage Vin 10 V
Inductance L 1 mH
Capacitance C 10 lF
Load resistance R 20 X
Fig. 1. Current-mode controlled DC–DC boost converter circuit.
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Fig. 3. Bifurcation diagram with Iref as the bifurcation parameter.
Fig. 4. ‘‘Period-1’’ regime at Iref = 1 A. Left: experimental waveforms (1 A/V) and right: simulated.
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ARTICLE IN PRESS3. Open-loop performance
The model equations that describe the operation of the circuit shown in Fig. 1 arePlea
ChadiL
dt
¼ 1
L
½vi  vCð1 uSÞ
dvC
dt
¼ 1
C
 vC
R
þ iLð1 uSÞ
h i ð1Þwhere uS takes the value 0 or 1 depending on whether the switch is closed or open. A diagram relating the values of iL in
the Poincare´ section defined by diL/dt = 0 and d
2iL/dt
2 < 0, as Iref is varied was obtained numerically using the param-
eters listed in Table 1 and is given in Fig. 3.
It is evident from the diagram that the first period-doubling bifurcation occurs at Iref  1.68 A, and a few more per-
iod-doubling bifurcations occur at values close to 2.35 A, 2.55 A and 2.7 A. At Iref > 2.75 A the system is chaotic.
To check the validity of this bifurcation diagram, the open-loop performance of a converter designed and built to the
specification of Table 1 was investigated experimentally, and by means of simulation with a program written in FOR-
TRAN. This solved numerically the system differential equations, setting uS to 1 at every clock pulse and uS to 0 when
iL = Iref. Results for period-1, period-2 and chaotic regimes are presented in Figs. 4–6. Inductor current iL waveforms,
their Fourier amplitude spectra and the phase portraits between inductor current iL and capacitor voltage vC show good
agreement between experimental and simulated results and also agree with the bifurcation diagram in Fig. 3. Further
investigations also verified the bifurcation points, but these have not been shown for reasons of brevity.
It is worth noting that, as seen from Figs. 4–6, the frequency of periodic ‘‘period-1’’ oscillations at Iref = 1 A is
10 kHz but the frequency of ‘‘period-2’’ oscillations at Iref = 1.7 A is only 5 kHz, the dominating frequency of chaoticFig. 5. ‘‘Period-2’’ regime at Iref = 1.7 A. Left: experimental waveforms (1 A/V) and right: simulated.
se cite this article in press as: Natsheh AN et al., Experimental study of controlling chaos in a DC–DC boost ...,
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Fig. 6. Chaotic regime at Iref = 3 A. Left: experimental waveforms (1 A/V) and right: simulated.
A.N. Natsheh et al. / Chaos, Solitons and Fractals xxx (2007) xxx–xxx 5
ARTICLE IN PRESSoscillations at Iref = 3 A is also 5 kHz, which means that the frequency of oscillations has halved as a result of the cas-
cade of period-doubling bifurcations as compared to the desired frequency 10 kHz.4. Control of chaos
Pyragas [12] has suggested that chaotic behaviour may be eliminated from the system if one applies the delayed feed-
back control scheme shown in Fig. 7. The feedback control force F(t) that is applied to the system is the difference
between the current value of some system variable y(t), and its value s seconds before, multiplied by a constant K, whereFig. 7. Delayed current feedback control system.
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Fig. 8. Experimental feedback control scheme.
Fig. 9. Experimental open-loop waveforms iL(t) (lower) and iL(t  s) (upper) for Iref = 1.7 A and s = 100 ls.
Fig. 10. Map of regimes relating K to s for Iref = 3 A.
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ARTICLE IN PRESSK is the feedback strength. The idea behind the scheme relies on the fact that a skeleton of a chaotic attractor is formed
by an infinite (countable) set of unstable periodic orbits with different periods. If the value of time delay s is exactly
equal to the period T of one of the orbits, then at the appropriate values of K the orbit can become stable, and chaos
will thus be eliminated. Once control is achieved, i.e. the phase trajectory reaches the periodic orbit, the control force
F(t) is zero at any instant. This is called non-invasive control and implies that virtually no power is spent in the control
loop to support the desired behaviour of the system.Fig. 11. Bifurcation diagrams with delayed feedback control at Iref = 3 A (values of iL in the Poincare´ section are shown against K).
Left: s = 70 ls and right: s = 100 ls.
Fig. 12. Delayed feedback control Iref = 3 A, s = 70 ls, K = 1. Left: experimental waveforms (1 A/V) and right: simulated.
Please cite this article in press as: Natsheh AN et al., Experimental study of controlling chaos in a DC–DC boost ...,
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Fig. 13. Delayed feedback control Iref = 3 A, s = 100 ls, K = 1. Left: experimental waveforms (1 A/V) and right: simulated.
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the controlled variable iL(t) at 10 ls intervals and stored the values in a continually updated rolling array. A pointer
extracts data from this array at a delay s, pre-programmed by the operator, to provide the value iL(t  s). A simplified
diagram of the scheme is shown in Fig. 8.
The experimental waveforms for iL(t) and iL(t  s) at Iref = 1.7 A are shown in Fig. 9, with the feedback switch SW
in position 2 disconnecting the delayed current feedback from the control circuit. The converter is operating in a ‘‘per-
iod-2’’ mode. The stepped nature of iL(t  s) is due to the digitisation of the waveform, and the pre-programmed 100 ls
delay is clearly visible.
The system performance and stability depends on both the choice of the delay s and the feedback gain K. In order to
identify the ranges of K and s that would result in the desired periodic oscillations of iL, a map of the regimes on the
(s,K) plane was generated numerically at Iref = 3 A following [13]. The diagram is given in Fig. 10 and shows areas with
qualitatively distinct behaviour marked by expressions like ‘‘period-1’’, ‘‘chaos’’, etc. On the solid lines which separate
different areas, the transitions between different kinds of behaviour occur.
To illustrate the transitions occurring in the system as its parameters are changed, two values of s, 100 ls and 70 ls,
were chosen and the variation of iL with K in the Poincare´ section were obtained as shown in Fig. 11. At s = 70 ls the
system is chaotic as K increases from zero to 0.15, after which it acquires a stable ‘‘period-1’’ cycle with a frequency of
10 kHz. For s = 100 ls, the system goes through a series of chaotic and periodic states up to K = 0.66, after which it
becomes stable ‘‘period-2’’ with a frequency of 5 kHz.
Experimental and simulated results for s = 70 ls and 100 ls are compared in Figs. 12 and 13, respectively, at K = 1.
Simulations were obtained by solving numerically Eq. (1), setting uS to 1 at every clock pulse and uS to 0 when iL(t) = Ir-
ef  K[iL(t  s)  iL(t)]. It is clear that the periodic regimes observed are stable in both cases, and these agree with the
bifurcation diagrams of Fig. 11. The waveforms of Fig. 12 have a frequency of 10 kHz (‘‘period-1’’ cycles), whereas
those of Fig. 13 have a frequency of 5 kHz (‘‘period-2’’ cycles).Please cite this article in press as: Natsheh AN et al., Experimental study of controlling chaos in a DC–DC boost ...,
Chaos, Solitons & Fractals (2007), doi:10.1016/j.chaos.2007.10.048
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The paper describes a robust scheme for controlling chaos in a current-controlled DC–DC boost converter, with the
results of Figs 12 and 13 both exhibiting stable operation. However, although a stable ‘‘period 2’’ operation with a fre-
quency of 5 kHz is theoretically acceptable, the converter was designed for 10 kHz operation and the system would not
be performing under optimum conditions with s = 100 ls. It is important therefore, to ensure that the system is oper-
ating in a ‘‘period 1’’ region of Fig. 10, preferably far away from any bifurcation boundaries.
Originally, the idea was to prevent chaos in the system by stabilizing the periodic orbit with the help of the feedback
force that would become zero once the desired regime is achieved, i.e. to implement the non-invasive control. However,
the chosen way of introducing the feedback loop into the system has made the control force non-zero at any feedback
parameters s or K, thus rendering the control invasive. This happened because the feedback has led to the effective var-
iation of control parameter Iref in time, which destroyed the original periodic orbits and created the new ones instead.
As a result, the most suitable value of s appears to be considerably different from the periods 100 or 200 ls of the peri-
odic orbits in the original system.Acknowledgements
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Abstract-A delayed feedback control scheme is described, for 
eliminating chaotic behaviour in a peak current-mode 
controlled DC-DC boost converter operating with continuous 
inductor current. Contour maps, which relate important 
feedback parameters to the converter performance, are used to 
identify the best combination of these parameters. 
Experimental results and FORTRAN simulations show the 
effectiveness and robustness of the scheme. 
 
I. INTRODUCTION 
 
      A current-controlled DC-DC switch-mode boost 
converter behaves in a chaotic manner through period 
doubling bifurcations under certain control parameter 
variations [1-7].  This behaviour is undesirable, since it 
results in increased losses, together with undesirable 
acoustic noise and may cause catastrophic failure of the 
unit. 
 
      This paper investigates the control of chaotic behaviour 
using delayed feedback control, which is based on the idea 
of stabilization of unstable periodic orbits that exist in the 
chaotic attractor [8].  We numerically reveal the maps of 
regimes on the plane of the feedback parameters following 
[9]. The knowledge of these maps enables one to choose the 
optimum feedback parameters to ensure the stability and 
robustness of the required periodic behaviour.   
 
     A comparison is made between waveforms obtained 
from an experimental converter, and a model implemented 
in FORTRAN which integrates numerically the system 
state-variable equations. The experiment reproduces the 
numerical findings with very good accuracy.  
 
II. CONVERTER OPERATION 
 
     A conventional boost converter is shown in Fig. 1(a), 
with a feedback path comprising a comparator and a flip-
flop.  The comparator compares the inductor current with a 
reference value (Iref), to control the state of switch S.   
 
     The circuit has two states, depending on whether the 
controlled switch S is open or closed.  When S is closed, 
diode D is reverse biased and is non-conducting. Neglecting 
the resistance of inductor L, iL rises linearly (Fig. 1(b)) and 
energy is stored in the magnetic field of the inductor.  S is 
opened when iL= Iref at which instant, a voltage LdiL/dt is 
induced in the inductor, to try to maintain the current flow.  
This voltage forward biases the diode and the current decays 
linearly, accompanied by a transferral of energy from the 
inductor to capacitor C. The switch closes each time a pulse 
arrives from the clock with the period T.   Increasing Iref 
increases the energy transfer and consequently the output 
voltage of the converter. 
 
III. OPEN-LOOP OPERATION 
 
      The model equations that describe the operation of the 
circuit shown in Fig. 1 are 
 
diL
dt
=
vi − vC (1− uS )
L
, dvC
dt
=
−vC R + iL (1− uS )
C
,     (1) 
where uS takes the value 0 or 1 depending on whether the 
switch is closed or open.  A bifurcation diagram relating the 
values of Li  in the Poincaré section defined by diL/dt =0 
and d2iL/dt2<0 (local maxima of iL), as Iref is varied was 
obtained numerically using the parameters listed in Table 1 
and is given in Fig. 2. 
 
      It is evident from the diagram that the first period-
doubling bifurcation occurs at Iref ≈ 1.68A, and a few more 
period-doubling bifurcations occur at values close to 2.35A, 
2.55A and 2.7A. At Iref > 2.75A the system is chaotic. 
 
      To check the validity of this bifurcation diagram, the 
open-loop performance of a converter designed and built to 
the specification of Table 1 was investigated 
experimentally, and by means of simulation with a program 
written in FORTRAN. This solved numerically the system 
differential equations, setting uS to 1 at every clock pulse 
and uS to 0 when iL= Iref. Results for period-1, period-2 and 
chaotic regimes were obtained for the inductor current 
waveform, its Fourier amplitude spectra and the phase 
portraits between inductor current and capacitor voltage vC, 
and these showed good agreement between experimental 
and simulated results and also agree with the bifurcation 
diagram in Fig. 2. The results for chaotic conditions 
(Iref=3A) are given in Fig. 3.  Further investigations also 
verified the locations of the bifurcation points in the 
Poincare section. 
TABLE I 
CIRCUIT PARAMETERS 
Circuit Component Value 
Switching period 
Input voltage Vin 
Inductance L 
Capacitance C 
Load resistance R 
100µs 
10V 
1mH 
10µF 
20Ω 
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      It is worth noting that, as seen in Fig. 3, the dominating 
frequency of chaotic oscillations at Iref=3A 
is 5kHz, which 
means that the frequency of oscillations has halved as a 
result of the cascade of period-doubling bifurcations as 
compared to the desired frequency 10kHz. 
 
IV. CONTROL OF CHAOS 
 
      Pyragas [8] has suggested that chaotic behaviour may be 
eliminated from the system if one applies the delayed 
feedback control scheme shown in Fig. 4.  The feedback 
control force F(t), applied to the system is the difference 
between the current value of some system variable y(t), and 
its value τ seconds previously, multiplied by a constant K, 
where  K is the feedback strength.  The idea behind the 
scheme relies on the fact that a skeleton of a chaotic 
attractor is formed by an infinite (countable) set of unstable 
periodic orbits with different periods. If the value of time 
delay τ is exactly equal to the period T of one of the orbits, 
then at the appropriate values of K the orbit can become 
stable, and chaos will thus be eliminated. Once control is 
achieved, i.e. the phase trajectory reaches the periodic orbit, 
the control force F(t) is zero at any instant. This is called 
non-invasive control and implies that virtually no power is 
spent in the control loop to support the desired behaviour of 
the system. 
 
      Practical implementation of delayed feedback control 
was achieved using an 89C51 microcontroller, which 
sampled the controlled variable iL(t) at 10µs intervals and 
stored the values in a continually updated rolling array.  A 
pointer extracts data from this array at a delay τ, pre-
programmed by the operator, to provide the value iL(t- τ). A 
simplified diagram of the scheme is shown in Fig. 5. 
 
      The system performance and stability depends on both 
the choice of the delay τ and the feedback gain K.  In order 
to identify the ranges of K and τ that would result in the 
desired periodic oscillations of Li for various values of Iref, 
maps of the regimes on the (τ,K) plane were generated 
numerically at Iref = 1, 2, 3 and 4A, following [9]. The 
diagrams are given in Fig. 6 and show areas with 
qualitatively distinct behaviour marked by expressions like 
"period-1", "chaos", etc. On the lines which separate 
different areas, the transitions between different kinds of 
behaviour occur.  
 
      It is evident from Fig. 6 that a large period-1 region 
exists around τ = 70µs for all the maps and that this is a 
suitable value for the delay.  To illustrate the transitions 
occurring in the system for τ = 70µs and Iref =3A, the 
variation of iL with K in the Poincaré section were obtained 
as shown in Fig. 7.  The system is chaotic as K increases 
from zero to 0.13, after which it acquires a stable "period-1" 
cycle with a frequency of 10 kHz. 
Experimental and simulated results for Iref =3A, τ=70µs and 
K=1, are compared in Fig. 8.  The simulations were 
obtained by solving numerically Eqs. (1), setting uS to 1 at 
every clock pulse and uS to 0 when 
)]()([)( titiKIti LLrefL −−−= τ . It is clear that the periodic 
regime observed is stable and this agrees with the 
bifurcation diagram of Fig. 7.  The waveforms of Fig. 8 
have the desired frequency of 10 kHz ("period-1" cycles). 
 
V. CONCLUSIONS 
 
      The paper describes a robust scheme for controlling 
chaos in a current-controlled DC-DC boost converter, with 
the results of Fig.8 exhibiting stable “period-1” operation.  
It is important to ensure that the system operates in a 
“period-1” and not a “period-2” region of Fig. 6, since the 
converter was designed for optimum operation at 10 kHz.  
Also, it is preferable that operation is far away from any 
bifurcation boundaries. 
 
      Originally, the idea was to prevent chaos in the system 
by stabilizing the periodic orbit with the help of the 
feedback force that would become zero once the desired 
regime is achieved, i.e. to implement the non-invasive 
control.  However, the chosen way of introducing the 
feedback loop into the system has made the control force 
non-zero at any feedback parameters τ or K, thus rendering 
the control invasive.  This happened because the 
feedback has led to the effective variation of control 
parameter Iref in time, which destroyed the original periodic 
orbits and created the new ones instead.  As a result, the 
most suitable value of τ appears to be 
considerably different from the 100µs of the periodic orbit 
in the original system. 
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(a) Converter Circuit. 
 
 
(b) Current and voltage waveforms. 
 
 
                   Fig. 2.  Bifurcation diagram.
 Fig.1 Boost Converter Circuit. 
    
 
     
 
Fig. 3. Chaotic regime at Iref=3A. Waveforms, Fourier amplitude spectra and phase portraits: experimental with 1A/V (left) and simulated (right). 
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Fig. 4.  Delayed-current feedback control system. 
 
 
 
Fig. 5.  Experimental feedback control scheme. 
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Fig. 6.  Maps of regimes on the plane (τ,K) for various Iref. 
 
 
Fig. 7.  Bifurcation diagram with delayed feedback control at τ = 70µs  and Iref=3A (values of iL in the Poincaré section are shown against K). 
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Fig. 8.  Delayed feedback control at τ = 70µs, Iref=3A, and K=1. Waveforms, Fourier amplitude spectra and phase portraits: experimental with 1A/V (left) and 
simulated (right). 
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